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ABSTRACT
There is today an ever-increasing demand for more computa-
tional power coupled with a desire to minimize energy require-
ments. Hardware accelerators currently appear to be the best
solution to this problem. While general purpose computation
with GPUs seem to be very successful in this area, they perform
adequately only in those cases where the data access patterns
and utilized algorithms fit the underlying architecture. ASICs
on the other hand can yield even better results in terms of perfor-
mance and energy consumption, but are very inflexible, as they
are manufactured with an application specific circuitry. Field
Programmable Gate Arrays (FPGAs) represent a combination
of approaches:With their application specific hardware they pro-
vide high computational power while requiring, for many appli-
cations, less energy than aCPUor aGPU.On the other hand they
are far more flexible than an ASIC due to their reconfigurability.
The only remaining problem is the programming of the FP-
GAs, as they are far more difficult to program compared to reg-
ular software. To allow common software developers, who have
at best very limited knowledge in hardware design, to make use
of these devices, tools were developed that take a regular high
level language and generate hardware from it.
Among such tools, C-to-HDL compilers are a particularlywide-
spread approach. These compilers attempt to translate common
C code into a hardware description language from which a dat-
apath is generated. Most of these compilers have many restric-
tions for the input and differ in their underlying generatedmicro
architecture, their scheduling method, their applied optimiza-
tions, their executionmodel and even their target hardware. Thus,
a comparison of a certain aspect alone, like their implemented
scheduling method or their generated micro architecture, is al-
most impossible, as they differ in so many other aspects.
This work provides a survey of the existing C-to-HDL compil-
ers and presents a new approach to evaluating and exploring dif-
ferent micro architectures for dynamic scheduling used by such
compilers. From a mathematically formulated rule set the Triad
compiler generates a backend for the Scale compiler framework,
which then implements a hardware generation backendwith de-
scribed dynamic scheduling.
While more than a factor of four slower than hardware from
highly optimized compilers, this environment allows easy com-
parison and exploration of different rule sets and themicro archi-
tecture for the dynamically scheduled datapaths generated from
them. For demonstration purposes a rule set modeling the CO-
COMA token flowmodel from the COMRADE 2.0 compiler was
implemented. Multiple variants of it were explored: Savings of
up to 11 % of the required hardware resources were possible.
ZUSAMMENFAS SUNG
Heutzutage gibt es eine immer größere Nachfrage nach mehr
Rechenleistung, bei gleichzeitigem Wunsch immer weniger En-
ergie dafür aufzuwenden. Momentan sind Hardwarebeschleu-
niger die beste Lösung hierfür. Während GPUs in diesem Ge-
biet sehr erfolgreich sind, bringen sie ihre beste Leistung nur zur
Geltung, wenn die Algorithmen und Speicherzugriffsmuster auf
die zugrundeliegende Architektur abgestimmt sind. Anderseits
könnenASICs nochmehr Leistung bei noch geringeremEnergie-
verbrauch zur Verfügung stellen, sind aber aufgrund ihrer fest-
gelegten Funktionalität sehr unflexibel. Eine Kombination aus
beiden Ansätzen sind FPGAs: Sie können bei hoher Energieeffi-
zienz eine großeRechenleistung zurVerfügung stellen, sind aber
gleichzeitig durch ihre Rekonfigurierbarkeit flexibler als ASICs.
Ein offenes Problem ist aber immer noch die Programmierung
der FPGAs, da sie viel schwerer zu programmieren sind als her-
kömmliche Software. Eine mögliche Lösung hierfür sind C-to-
HDL Compiler, die herkömmlichen C Code in eine Hardware-
beschreibungssprache übersetzen, um daraus Hardware zu ge-
nerieren. Viele von diesen Compilern haben Einschränkungen
was den unterstützten Sprachumfang angeht, und unterschei-
den sich in denverwendetenOptimierungen, derAblaufplanung,
der generierten Mikroarchitektur, ihrem Ausführungsmodell
oder der Zielhardware. Diese vielen Unterschiedemachen einen
Vergleich bezüglich nur eines Aspektes fast unmöglich.
Diese Arbeit bietet eine in die Breite gehende Übersicht über
die existierenden C-to-HDL Compiler und stellt ein System vor,
das eine schnelle Evaluierung verschiedener Ansätze zur dyna-
mischen Ablaufplanung ermöglicht. Hierzu liest der Compiler-
generator Triad einen formalen Satz Regeln ein, aus denen dann
einCompilerbackend für dasCompilerframeworkScalegeneriert
wird, das C in eine Hardwarebeschreibungsprache übersetzen
kann. Die erzeugte Hardware nutzt dabei eine dynamische Ab-
laufplanung, die durch den formalen Regelsatz definiert wurde.
Während die generierte Hardware mehr als viermal langsa-
mer ist, als die von spezialisierten optimierenden Compilern, er-
laubt die vorgestellte Umgebung das schnellere Ausprobieren
von verschiedensten Ansätze. Zu Demonstrationszwecken wur-
de im Regelsatz die Ablaufplanung vom COMRADE 2.0 Compi-
ler nachgebildet. Mit nur wenig Aufwand wurde eine Variante
erkundet, welche bei Tests bis zu 11% weniger Hardware Res-
sourcen benötigt.
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1
I N TRODUCT ION
[…] it’s my opinion that anyone who
can possibly introduce science to the
nonscientist should do so.
I SAAC AS IMOV – Interview,
1980
Ongoing advances in computer technology allow for smaller
and smaller manufacturing process sizes.
More and more transistors per area are available (as forecast
by Moore’s Law [135]) but despite the fact that Central Process-
ing Units (CPU) utilize them, the top clock frequencies of them
have stagnated since themid-2000s around the 4 GHzmark (see
Figure 1.1).
While some approaches use a smaller transistor size to keep
the number of transistors constant, andfit the circuit into a smaller
Instructions / Cycle
Power [W]
Frequency [MHz]
Transistors
Figure 1.1: Development of clock frequencies and transistor count of
conventional CPUs (data from K. Olukotun, Intel).
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area, resulting a higher yield and lower power consumption,most
approaches try to accelerate computations byutilizing the higher
number of available transistors.
Recent approaches to utilize the higher number of the avail-
able logic resources concentrate mostly on
• bigger caches,
• multiple functional units, including multi- and many-core
approaches as well as vector units, and
• dedicated task specific logic (for example encryption or
video acceleration). Depending on the size, this could be
just a small part of a chip, dedicated to one task, or even an
own chip (Application Specific Integrated Circuit (ASIC)).
If more processing power is required, the first approach is no
viable solution. Since computation time is an order of magni-
tude faster than memory access time, caches are used to hide
the latencies by caching the data in faster, local memories. Thus
bigger caches can improve memory bottlenecks in certain cases,
but not in all of them. In particular, a single task does not ben-
efit any more from further increased cache size after a certain,
task-specific, limit is reached.
Replicating functional logic blocks works very well when the
processor has to handle multiple tasks in parallel. Accelerating
just a single task is only possible when the problem can be di-
vided into multiple parts which can actually run independently
from each other and thus utilize the replicated logic. This is en-
tirely dependent on the input program, and in reality it ranges
fromproblems that behave very nicely and allow for partitioning
into very many parallel parts, to the other end of the spectrum
with problems that are purely sequential and do not allow for
parallel execution at all. A good example for the first group of
problems are almost all math problems involving matrices and
vectors, where operations are performed column-/element-wise
independently from the other columns/elements. The modern
cryptographic hash function scrypt [149] is an example of a
function that was explicitly constructed to allow no parallelism
in order to reduce the attack surface for brute force attacks.
In generalAmdahl’s Law [10] describes the upper limit of how
beneficial parallelism can be (for example, a program which al-
lows 50% of it to be executed on 2 units while the rest is limited
to sequential execution, gains at most a speed up of 25% from
parallelization).
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Figure 1.2: CPU, FPGA, and DSP comparison
Standard CPUs try to use the program’s inherent parallelism
via replication of small functional units (for example multiple
load-store-units, vector instructions). Other problem-specific
processors can maximize this by replicating complete smaller
processors. For example, General Purpose Graphic Processing
Unit (GPGPU) have hundreds of processors working on the
same problem in parallel, usually in a Single Instruction Multi-
ple Data (SIMD) design. Even though these units provide huge
amounts of computational power (NVIDIA Tesla V100 has up
to 30.0 TFLOPS [50]) this approach suffers from the lack of gen-
erality as not all problems can be mapped to the computation
model of these GPGPUs.
Therefore, the third approach is the most viable when trying
to accelerate a generic single task: Use hardware (HW) that is
tailored to that specific task. The drawback with common dedi-
cated task specific logic is, that it is dedicated. It is hardwired to
its specific task. In case of changing tasks the hardware wastes
just the area resources in best case, while in the worst case also
power is wasted as well.
A solution to this is reconfigurable hardware.While not as fast
as dedicated logic, it is usually faster than an all purpose CPU
(but not as flexible, see Figure 1.2).
To get the best of both worlds; flexibility of a CPU, efficiency
of an ASIC – one combines a regular CPU with reconfigurable
hardware as accelerator. Such a combination is called an Adap-
tive Computing System (ACS).
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1.1 ac s
In an ACS reconfigurable logic, usually in form of a Field Pro-
grammable Gate Array (FPGA), is combined with a conven-
tional CPU.
FPGAs consist of very regular logic building blocks that are
connected via routing resources. Building blocks that can im-
plement different logic functions (usually via a Look Up Table
(LUT)) and configurable switches connecting them allow the
FPGA to realize almost arbitrarily complex logic functions. As
mentioned above , ongoing miniaturization allows for more and
more such blocks, and the trend is to use the high available num-
ber of transistors for more complex logic blocks ( like complete
Digital Signal Processing (DSP)-blocks). The commercial FPGA
market is dominated by two big companies, Xilinx and Altera
(has been owned by Intel since 2015).
Both offer FPGA series that contain a complete standard CPU
as building block. Xilinx started in their old Virtex-4FX/-5FX
series [196, 197] with an embedded PowerPC 405/440 hard-
core and continued this trend with ARMdual-core Cortex-A9 in
Zynq-7000 series and ARM quad-core Cortex-A53 in the newest
Zynq UltraScale series[198].
Altera had an ARM v4 in their older Excalibur series of FP-
GAs [46], and have, similar to Xilinx, anARMCortex-A9 in their
newest Arria and Cyclone [48, 49]) series.
On those models the CPU is on the same die as the FPGA,
which allows a very fast on chip bus connection between both.
Such a close connection between FPGA and CPU is not neces-
sary for an ACS; other architectures are possible, but the slower
the communication between both is, the faster the FPGA must
be to compensate for the data transfer overhead to generate a
speedup.
At themoment solutions with connections on every level exist.
From the FPGA CPU combination mentioned above, which use
an on chip bus, to systems that use faster system buses between
different dies within one package (for example Intel QuickAssist
QPI FPGA Platform uses QPI links [40]) and system buses be-
tween different chips (e.g. Convey uses the Intel Front Side Bus
(FSB) [42, 43]). The slowest variant are periphery buses (for ex-
ample an FPGA card with PCI Express).
The connection between both is one factor that impacts the ac-
celeration,while the other important factor is thememorymodel
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(memory bandwidth, shared memory, cache coherence, virtual-
ization, …).
Such ACS already have shown their usefulness at a multitude
of different applications, for example
• Cray built 2004 their entry level High Performance Com-
puting (HPC)machine XD1 as ACS. An XD1 Rack consists
of 12 chassis, each holding 12 64-bit AMD Opteron 200
CPUs accompanied with 6 Virtex II-Pro FPGAs [100].
• Convey/Micron built the HPC ACS systems 𝐻𝐶 − 1 and
𝐻𝐶 − 1𝑒𝑥. A standard Intel Xeon CPU is coupled via FSB
to 4 Xilinx Virtex 5 (in 𝐻𝐶 − 1) / Virtex 6 (in 𝐻𝐶 − 1𝑒𝑥)
FPGAs using a cache-coherent NUMA architecture. In the
latest Convey generation the FPGA is coupled to the CPU
via PCIe [42, 43].
• TheHARP (andHARP 2) program from Intel, which intro-
duces the Intel QuickAssist QPI FPGA Platform. On this plat-
form an Intel XEON-CPU is coupled with an Altera FPGA
via QPI and packaged together [40].
1.2 chall enge s
When using ACS new problems appear, namely:
• Communication between FPGA and CPU can be so expen-
sive that all time gained by the acceleration from the FPGA
is lost through Input-/Output (IO). Faster signaling can
help here ([118]).
• The sharedmemorymust be handledwith care. Especially
cache coherency must be considered.
• For optimal performance, the task has to be partitioned
into a part that can be accelerated on the FPGA and a part
that remains on the CPU. This partitioning problem,which
has to split the program into those two parts, and mod-
eling the communication from the chosen architecture as
constraints, is from a theoretical viewpoint NP-hard. So-
lutions can use good heuristics (e.g. Kerninghan-Lin algo-
rithm [128], genetic algorithms [59], simulated annealing
or tabu search [61]), as well as exact solver (e.g. via Integer
Linear Programming (ILP) [141, 142], branch-and-bound
[21, 127] or dynamic programming [126]). Often this step
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is avoided by requiring the programmer to manually de-
cide which parts of the program have to be accelerated on
the FPGA.
• The implementation of the reconfigurable logic in a Hard-
ware Description Language (HDL).
The description of a synthesizable logic circuit in a HDL is
quite different from programming in a conventional (procedu-
ral, functional or object orientated) language. It requires much
more knowledge and experience and is very error prone.
To allow common software developers to develop for the ACS,
the hardware description must be hidden from them. This prob-
lem is not specific to ACS; in pure HW development it is desir-
able to move away from low level HDLs to more abstract lan-
guages as well. Easing the programming and debugging for soft-
ware developers and giving them the capability to develop HW
is not the only benefit of this approach; a higher abstraction level
also allows for faster turn around times for HW developers.
Besides extensions to standard HDLs to increase the level
of abstraction (e.g. SystemVerilog), translating high level lan-
guages into HDL became a common approach (for more on
these topics see Section 3.1).
To translate legacy code and make a high-level-to-HDL-
compiler usable for as many software programmers as possi-
ble, it would be desirable to choose a widespread language as a
source language. According to different statistical sources ( [169,
190]) one of the most important and popular languages is still C
([111]). Only Java can compete with its popularity, but C is, due
to its much simpler language constructs, muchmore suitable for
translation into a HDL.
1.3 the s i s
In the Embedded Systems and Applications Group of the TU
Darmstadt several different high-level-to-HDL-compilers were
used and developed. Different research projects had different fo-
cuses, ranging from different input languages and different exe-
cution models of the generated hardware, via different compiler
internals, to different memory architectures and much more.
Working with them and experimenting with different setups
was (and still is) very tedious and trying to evaluate several
micro architectures is often impossible, because the different
projects often use different compilers and compiler frameworks.
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Often it is only guessworkwhy two approaches yield different re-
sults, as one cannot trace back the different results to differences
in used compilers, compiler settings, compiler optimizations,
compiler internals, generatedmicro architecture, used hardware,
environment or scheduling of the code.
The contribution of this thesis is to provide a system that al-
lows the analysis and comparison of different micro architec-
tures without the need to reimplement them completely anew
in a common environment. To allow this, a framework is devel-
oped which is able to generate different C-to-HDL compilers,
which have a common base but only differ in their HW gener-
ating backends, and hence allow an unbiased comparison.
The C-to-HDL compilers are generated from a formal descrip-
tion. This description is so versatile that it allows easy explo-
ration of different architectures and concepts.
Not only can the compiler back ends be easily explored, but ex-
plorations and adaptions to the common compiler environments
can be instantly applied to all existing generated variants by re-
generation of the compiler, as well. This allows, for example, re-
search of the impact of new compiler optimizations on different
HW back ends.
The thesis is structured as follows:
First, the definitions and fundamentals used are introduced in
Chapter 2.
Secondly, Chapter 3 will give a broad overview over prior
and related work. An (non-exhaustive) survey of C-to-HDL-
Compiler is done and they are classified according to a proposed
taxonomy.
Although, the developedCompiler framework is independent
from the C-to-HDL-Compiler COMRADE, it was one major mo-
tivation and it is analyzed in more detail.
In Chapter 4 the Domain Specific Language (DSL) used for
the formal description is introduced and its implementation is
described.
Afterwards the generated compilers are evaluated, together
with the compiler generator itself, in Chapter 5.
Finally, thework is concludedwith a summary and an outlook
in Chapter 6.

2
FOUNDAT IONS
Everything of any importance is
founded on mathematics.
Jonny Rico – Starship Troopers,
ROBERT A . HE INLE IN, 1959
As laid out in the introduction, the focus of this work is about
the development of C-to-HDL-compilers. One of the goals of
those compilers was to abstract the hardware, so software de-
velopers can use them. In consequence this means, that build-
ing such compilers requires knowledge from both worlds, hard-
ware and software. Hence, this foundations section is divided
into three parts. First, the software part: this is basically about
compilers. The second part is about hardware generation and fi-
nally: co-execution of hardware and software,which is necessary
when hardware should run as accelerator. In this chapter the
used terms, formalism, and fundamentals for these three parts
are defined. Most of the information in this section is just com-
mon text book knowledge, so an exhaustive list of references for
them is omitted and only references to some of them are given
([1, 56, 110, 136]). The explanation of the terms is kept concise;
the formal definitions are collected in Appendix A.
2.1 comp i l er
The typical compiler is split into three parts: front end, middle
end, and back end. Usually the front end scans and parses the
input, the middle end performs optimizations and the back end
generates the output. The Intermediate Representation (IR) is
Front End Middle End Back End
GIMPLEAST RTLC ASM
lexing &
parsing
optimizations
Figure 2.1: Compiler phases from the gcc Compiler
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the internal data representation the compiler uses between dif-
ferent steps. Figure 2.1 shows a compiler having all three phases
and using different IRs.
Several IRs are possible, some compilers even have multiple
IRs, depending on the required level of abstraction (for example
see [41, 121, 170]).
An often used IR is an abstract, assembler-like language. De-
pending on the intended optimizations and tasks, the abstrac-
tion level can vary. An example for a very abstract IR is LLVMs
IR, which has, similar to a Turing machine, infinitely many regis-
ters. An example for a less abstract IR is the GCC Register Trans-
fer Language (RTL) which is very close to the target machines
assembler code. Figure 2.2 shows some examples of such IRs.
An often used data structure for IRs is the graph. These are
commonly (additionally) used, especially for hardware com-
pilers, to represent control flow Control Flow Graphs (CFG)
and/or the flow of data in the program Data Flow Graphs
(DFGs). The graph representation allows an easy combination
of both pieces of information or the addition of other informa-
tion in form of additional edges or nodes or annotations to them.
A common enhancement are additional edges for memory de-
pendencies. In the next sections these common graph IRs are ex-
plained.
2.1.1 Control Flow
The general idea behind a CFG, is that the program is modeled
as graph, where the nodes correspond to the statements and op-
erations in the program and the edges model the sequence of
the possible execution order. The detailed formal definition is in
Appendix A.
The non-branching blocks of code that become nodes are
called Basic Blocks (BB) (see Definition 1).
Now we need to model the possible flow of execution, es-
pecially the possible branches. This is done with Control Flow
Frames (CFF) (see Definition 2), which allows us to model the
control flow in programs with a dedicated start and end node. A
function 𝑐𝑜𝑛𝑑 is necessary to annotate edges of brancheswith the
result of the condition. A special value 𝜖 is used to annotate de-
fault cases in switch statements and as value for non-branching
edges.
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int fak(int c) {
if (c == 1)
return 1;
else
return c * fak(c-1);
}
(a) Original C-Code
fak (int c)
{
int D.1798;
if (c == 1) goto <D.1796>;
else goto <D.1797>;
<D.1796>:
D.1798 = 1;
return D.1798;
<D.1797>:
_1 = c + -1;
_2 = fak (_1);
D.1798 = c * _2;
return D.1798;
}
(b) High level GIMPLE IR from
GCC
(insn/f 33 32 34 2 (set (reg/f:DI 6 bp)
(reg/f:DI 7 sp)) "fak.c":1 81 {*movdi_internal}
(nil))
(insn/f 34 33 35 2 (parallel [
(set (reg/f:DI 7 sp)
(plus:DI (reg/f:DI 7 sp)
(const_int -16 [0xfffffffffffffff0])))
(clobber (reg:CC 17 flags))
(clobber (mem:BLK (scratch) [0 A8]))
]) "fak.c":1 984 {pro_epilogue_adjust_stack_di_add}
(c) Low level GCC RTL (excerpt)
; Function Attrs: noinline nounwind uwtable
define i32 @fak(i32) #0 {
[...]
; <label>:7:
%8 = load i32, i32* %3, align 4
%9 = load i32, i32* %3, align 4
%10 = sub nsw i32 %9, 1
%11 = call i32 @fak(i32 %10)
%12 = mul nsw i32 %8, %11
store i32 %12, i32* %2, align 4
br label %13
[...]
(d) LLVM IR
Figure 2.2: Example of different IRs for the standard factorial example
code.
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Figure 2.3: Examples of control flow frames (if and switch)
Figure 2.3 shows two graphical examples of two CFFs repre-
senting a single for and a single switch statement. In general
they can be almost arbitrarily complex.
With the CFF supplying the structure of the graph, the addi-
tion of BB as nodes gives a complete graph, which models the
complete program. This resulting graph is called CFG (see Defi-
nition 3).
For compiler optimizations and transformations that operate
on the CFG, it is useful to define some terms which occur again
and again to ease the description of the algorithms:
A branch node (see Definition 4) is a node where the control
flow splits, and at a join node (see Definition 5) the previously
split flow joins again. A subset of nodes is called a region (see
Definition 6). A dominator (see Definitions 7 and 9) of a node
is every node that must lie along the path from the start node to
itself. Similar a post-dominator of a node (seeDefinitions 8 and 10)
is every node that must lay along the path from the node itself
to the end node. A node 𝑛1 controls (see Definition 11) another
node 𝑛2, if 𝑛2 is executed after 𝑛1 and 𝑛1 decides whether 𝑛2 is
executed or not.
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int main() {
int i;
printf(”The loop starts . . . \n”);
for (i = 0; i < 5; i++)
printf(”Hello World!\n”);
printf(”The loop has ended!\n”);
return 0;
}
main ()
loop 1
FREQ:0
<bb 4>:
if (i <= 4)
goto <bb 3>;
else
goto <bb 5>;
FREQ:0
<bb 3>:
__builtin_puts (&"Hello World!"[0]);
i = i + 1;
[0%]
FREQ:0
<bb 5>:
__builtin_puts (&"The loop has ended!"[0]);
D.1838 = 0;
[0%] [0%]
ENTRY
EXIT
FREQ:0
<bb 2>:
__builtin_puts (&"The loop starts..."[0]);
i = 0;
goto <bb 4>;
[0%]
[0%]
FREQ:0
<bb 6>:
<L3>:
return D.1838;
[0%]
[0%]
Figure 2.4: C-Program and the generated corresponding CFG.
Figure 2.4 shows a simple C program together with the CFG
that represents this program. For graphical representation dif-
ferent degrees of detail are possible, such as giving the detailed
statements of the BB in the nodes when required, or just label-
ing the nodes with a unique identifier when just the structure is
relevant. In the given example each gray block represents a basic
block, which is identified by a sequential number within the<bb
> tag.
The above terms can all be found within the small example:
b ranch node : The only basic block that is a branch node is
<bb 4>. It is after the check of the loop end condition,
where the control flow can either branch to the next loop
iteration or to the next instruction after the loop.
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(a)
int func(int a) {
int s;
s = 0;
l1: s += a;
a--;
if (a != 0)
goto l1:
return s;
}
(b)
int func(int a) {
int s;
s = 0;
do {
s += a;
a--;
} while (a != 0)
;
return s;
}
(c)
int func(int a) {
int s;
s = 0;
s += a;
a--;
while (a != 0) {
s += a;
a--;
}
return s;
}
Figure 2.5: C program with gotos (a), transformed into a structured C
program (b), and into a t-structured C program (c).
j o in node : <bb 4> is also the join node. Before the check of
the loop condition the control flows of the pre-loop code
and in case of repeated loop iteration join.
r eg ion : As a region is just a subset, multiple regions are
present, for example <bb 4> and <bb 5> make up a re-
gion (in Figure 2.4 boxed and labeled with loop 1).
dom inate s r e lat ion : An example for dominationwould be
<bb 2>, as it dominates every other node (i.e. it must be
executed before).
po st-dom inate s r e lat ion : Similarly <bb 6> post-
dominates every other node.
( po st- )dom inance front i e r : For node <bb 3> the post
dominance frontier would contain only the node <bb 4>.
In this case it would be also its dominance frontier.
control dep endence : <bb 4> controls <bb 3>.
When handling different input languages, different patterns
are generated in the resulting CFG. If the input is restricted
to structured imperative programming languages the result-
ing graphs have some advantageous properties. Structured pro-
grams are all imperative programs that have no explicit or im-
plicit goto (break, continue, exception or similar) statements and
are just a concatenation, selection or repetition of instructions
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Figure 2.6: Subgraph containing a loop that is t-structured.
or subprograms. All common C programs can be transformed
via goto removal into such a structured program [23, 64]. As a
further simplification the structured program can be normalized
into a top-structured (t-structured) program (see Definition 12).
This consists only of loops that are evaluating the loop condition
at the top, and not at the bottom.
The C programming language has just a do-while-loop with
evaluation at the bottom, which can be easily transformed into a
functional equivalent while-loop (see Figure 2.5 for such trans-
formations).
Such t-structured programs have the useful property that each
node of the CFG has at most one controlling node [67]. When
generating a hardware description for the program this simpli-
fies the task, as the translation/generation is limited to one kind
of loop.
For later discussion we also introduce the following terms:
Back edge (seeDefinition 13), loop header (seeDefinition 14), and
loop body (see Definition 15).
Another advantageous property often used is the Static Sin-
gle Assignment (SSA) form [53] (see Definition 16), which de-
mands that each variable is defined only in one place. This prop-
erty is not limited to CFGs, but can also be applied to all other
IRs that contain assignments. It not only simplifies and improves
many optimizations but is also advantageous for the hardware
generation, as every data has exactly one single point of defini-
tion.
It is easy to transform arbitrary code into code that fulfills the
first condition of the definition: Every time a variable is written
after its first definition in the code, the variable is renamed into a
new one. Of course all subsequent accesses have to be corrected
to use the new name. A common technique is to use the same
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x = x + y;
y = x + y;
z = x + y;
x1 = x0 + y0;
y1 = x1 + y0;
z0 = x1 + y1;
Figure 2.7: Transformation from code into SSA form.
x = ...
if (cond)
x = x + y;
z = x + y;
x0 = ...
if (cond)
x1 = x0 + y0;
z0 = x? + y1;
x0 = ...
if (cond)
x1 = x0 + y0;
x2 = 𝜙 (x0, x1);
z0 = x2 + y1;
Figure 2.8: Regular C-Code, its SSA formwithout 𝜙 function (depend-
ing on the condition the 𝑥? must be either 𝑥1 or 𝑥2), and its
SSA form with 𝜙 function.
variable name with an index (version number) for each defini-
tion. Figure 2.7 shows such a renaming.
The second property of the definition demands that after join-
ing different code paths, both of which redefine the variable, a
new, unique variable is created which can be used to access the
current value afterwards, regardless of which branch was taken.
Therefore, a function is introduced that selects one of its argu-
ments, depending on the control flow that led to its execution.
This function is called 𝜙-function. In Figure 2.8 an example for
the use of this 𝜙-function is shown.
As no CPU physically supports such a function, all compilers
which emit assembler code must remove these 𝜙-functions. This
process is often called conversion out-of SSA form or destruction of
SSA form, even when it is afterwards still has the SSA property.
During the conversion the versioned variables are kept, and
appropriate copy instructions are inserted in the different con-
trol flows before the 𝜙-function. Figure 2.9 shows the example
SSA form from Figure 2.8 after such a destruction. This example
is trivial but in general, with more complex control flows, it can
get quite complicated. An often used approach is the algorithm
from Briggs et al. [25], which improves the algorithm originally
presented [53].
2.1.1.1 Data Flow
Data flowmodels go back to the 1960s. They were introduced to
model the flow of data items through a network. Various similar
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x0 = ...
if (cond)
x1 = x0 + y0;
x2 = x1
else
x2 = x0
z0 = x2 + y1;
Figure 2.9: Example code from Figure 2.8 converted out-of SSA form
(unoptimized)
.
c = b*a;
d = c+d;
e = a*c - b*d;
abd
e
*
+
-
*
*
Figure 2.10: Example for the DFG representation of C-Code.
models, some super-sets of others, were proposed. Some are still
in widespread use, like Petri Nets ([138]), computation graphs
([106]), or Kahn Process Networks ([105]).
Similar to the CFG, the data flow is also modeled as a graph,
but in this case it is a directed acyclic graph. The nodes repre-
sent operators, while the edges model the flow of the data items
between the operators.
Figure 2.10 gives an example of a DFG and the C code it repre-
sents. The elegant modeling of the creation of data, its consump-
tion and the flowbetween operations is not only used inside com-
pilers. It can also be used to represent Register-Transfer-Logic
(RTL), which is used to describe synchronous hardware circuits.
Even complete architectures have beendesigned on the data flow
model ([82]).
In this simple form control flow cannot be handled, only a sin-
gle basic block can be represented by a DFG. One way to include
control flowwould be to combine CFG andDFG representations
into a Control Data Flow Graph (CDFG), where special edges
are inserted into the DFG to represent the control dependencies
(Figure 2.11 shows such a graph).
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c = b*a;
if (c > 0)
d = c+d;
else
d = c-d;
e = a*c - b*d;
abd
e
*
+
-
*
*
-
>0
Figure 2.11: Example for the CDFG representation of C-Code.
a = b + c;
d = a + c;
(a) Read after write
(RAW) depen-
dency
a = b + c;
b = c + d;
(b) Write after read
(WAR) depen-
dency
c = a + b;
c = d + e;
(c) Write after write
(WAW) depen-
dency
Figure 2.12: Examples for memory dependency (assuming that each
variable access is actually a memory access).
2.1.1.2 Memory Dependence
The focus of the COMRADE compiler[67] (more details in Sec-
tion 3.3) was the Control Memory Data Flow Graph (CMDFG).
These further advancement to CDFGs adds another type of edge,
that is added between two nodes, describing memory accesses
(read or write) when there is a dependency between those.
Memory accesses that are independent from each other have
the advantage, that they can be executed in parallel or out-of-
order.
Figure 2.12 shows the three kind of dependencies that exist.
When in one of the cases (in listing (a) variable a, in (b) b, and
in (c) c) the execution order is changed, a wrong value is read
or written, invalidating the computation.
These cases are very easily to detect, far more problematic
are the cases, when the access happen not via a constant ref-
erence, but with an arbitrary pointer, where the address is not
known at compile time. When no other information is available,
the compiler must assume the worst case and treat them as de-
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Level of Abstraction
Physical Level
Technology Level
Logic Level
Transformation
Scheduling, Allocation, Binding
State Encoding, Logic Synthesis
Technology Mapping
Place & Route
Figure 2.13: Flow for generating hardware.
pendent, presumably degrading the performance. Besides using
hints from the programmer (the C language introduced for this
reason the restrict keyword in the C99 standard) many com-
pilers try to improve the situation by trying to proof that two
pointers do not refer to the same position (see Section 2.2.3.4).
In the COCOMA from COMRADEs CMDFG[67] the memory
edges are not only used to model the memory dependencies be-
tween the memory accesses, but also to serialize them. Having
only one memory backend port, the accesses to them must be
ordered somehow. Using memory edges between a memory ac-
cess and the next one in program order fulfills this task.
2.2 h igh leve l synthe s i s
Hardware generation in general is a long and complex process.
Figure 2.13 shows themost important steps involvedwhen build-
ing digital circuits.
The first step, the transformation from the behavioral level to
a structural description on the RTL, is called High Level Synthe-
sis (HLS) [133]. Starting with a behavioral description (usually
in an HDL like Verilog, VHDL, Chisel or Bluespec) of what the
hardware is supposed to do, the level of abstraction is lowered
with different transformations. Each of the transformations leads
to a lower level of abstraction, with the transformations being:
Allocation, binding and scheduling. As these are part of almost
all HLS compilers, they are explained in greater detail in the sec-
tions below. The other steps happen after the HLS by specialized
programs/tools, so just a concise explanation is given; for amore
detailed description see [133, 153].
s tat e encod ing Generates a Finite State Machine (FSM) and
the encoding for the required states when necessary.
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log i c synthe s i s The RTL description gets translated into an
logic-level representation (which is usually a netlist). Also
includes a minimization/optimization of the generated
logic.
t echnology mapp ing Process of mapping generic logic
functions to the specific functions available in the technol-
ogy used.
p lace & route In this step the available objects in the tech-
nology get physically placed and connected. Both are very
complex, and each of it alone is NP-complete ([73, 74]).
Even when listed separatly, several of them are highly depen-
dent on each other; especially, those that are shown on the same
level in Figure 2.13 are often executed together. This applies even
more to the transformations of the HLS step. These phases are
highly intermingled: Each decision made in one phase has an
impact on subsequent phases. For example if two operations are
scheduled on the same time step, they cannot be bound to the
same resource. Decisions which seem optimal for a phase can
degrade the result quality of a later phase. As there is (so far)
no per se perfect ordering of the phases, the problem is known
as phase order problem or phase coupling problem. Most hardware
synthesis systems apply the scheduling first, then allocation and
binding, but other approaches have also been tried [166]. Some
perform binding and allocation before scheduling, others try to
combine scheduling, allocation and binding into a single phase
(e.g. with ILP formulations) [133].
2.2.1 Scheduling
The starting time of each operation is determined in such a way
that all constraints aremet. There are as simple algorithms as As-
soon-as-possible (ASAP) scheduling, which schedules an opera-
tion as soon as the constrains allow it. But there are also more so-
phisticated schemes, like the often used List Scheduler. For HLL
compilers the used scheduling algorithms can be classified in
one of three groups, depending on when and how the schedul-
ing happens:
s tat i c The exact fixed starting times are determined com-
pletely by the scheduling algorithm (like the above men-
tioned ASAP or List scheduler) at compile-/design-time.
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dynam ic The necessary timings are not computed statically at
compile-/design-time, but the necessary decisions when
an operation has to be started are made at run-time.
m i x ed Sometimes also referred as quasi-static, this is a combi-
nation of static and dynamic scheduling, where some of
the scheduling decisions are made at run-time and some
at compile-/design-time.
For the small example problem the operations are just se-
quentially executed. But with more complex computations the
scheduling of the operations is far more critical as this can im-
pact the latency of the whole computation.
2.2.2 Allocation and Binding
In the allocation step it is defined which resources will be used
in the final circuit. During the binding step the mapping from
the operations to the allocated resources happens.
As both steps depend on each other (only allocated resources
can be bound on one hand, on the other it makes only sense to
allocate resources that become bound later), they are performed
together in one phase.
This is more complex than it seems, as there is not necessar-
ily a one-to-one mapping from the operations to the hardware
resources. A resource could be shared between different usages,
it could even perform different operations (for example an ALU
can do different computations). For operations the concrete im-
plementation must be chosen (many operations allow different
implementations which trade area for speed).
In general this is an optimization problemwhich usually aims
at minimizing the used resources and/or the required glue logic
and wiring, or more concretely the used area. Like many other
problems in the hardware generation flow this problem is NP-
complete, so different heuristics are used to solve it[166].
Example
As an example for the three HLS tasks a complex multiplication
(𝑎 + 𝑏𝑖) ∗ (𝑐 + 𝑑𝑖) = 𝑒 + 𝑓 𝑖 is used. Figure 2.14 shows the DFG for
this computation. To make the allocation not too trivial, limited
resources are assumed: only twomultipliers, one adder, and one
adder/subtractor are available and are assigned as in Figure 2.15.
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Figure 2.14: DFG for the complex multiplication (𝑎 + 𝑏𝑖) ∗ (𝑐 + 𝑑𝑖) =
𝑒 + 𝑓 𝑖.
a
multiplier_1 multiplier_1
c
multiplier_2
b
multiplier_2
d
adder_subtractor_1
e
adder_subtractor_1
f
Figure 2.15: Binding of 2 multiplier, 1 adder, and 1 subtractor to the
DFG from Figure 2.14.
After the allocation and binding an ASAP scheduling is per-
formed. The algorithm is quite simple: Nodes are inserted in
topological order of the dependency graph into the first possi-
ble time slot, so that a) the previous nodes are finished, and b)
the required resources are available.
In the example the order of the nodes is
multiplier_1 (with inputs from 𝑎 and 𝑐),
multiplier_1(𝑎, 𝑑),
multiplier_2(𝑐, 𝑏),
multiplier_2(𝑑, 𝑏),
adder_subtractor_1(−),
adder_subtractor_1(+).
The first multiplication by multiplier_1 (with inputs from 𝑎
and 𝑑) can be scheduled on time slot 1 without problems. While
a second multiplication can be allocated on the other multiplier,
the third multiplication is allocated to multiplier_1 too. So this
multiplication is scheduled on time slot 2 (for the sake of sim-
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a c bd
multiplier_1
multiplier_1
Time slot
1
2
3
4
multiplier_2
multiplier_2
adder_subtractor_1
e
adder_subtractor_1
f
Figure 2.16: Schedule from the operations from Figure 2.15.
plicity of the example it is just assumed that all operations take
one time step).
In the same way multiplier_2 got placed on time slots 1 and
2. The adder_subtractor_1 depends on the last scheduled mul-
tipliers and so the first operation is scheduled on time slot 3, and
the last afterwards on time slot 4. The resulting schedule is de-
picted in Figure 2.16.
The ASAP schedule is not the perfect solution even in this
small example. Figure 2.17 switches the insertion of the multi-
plier operations on multiplier_1 and as a consequence the com-
putation finishes one time slot earlier.
a c bd
multiplier_1
multiplier_1
Time slot
1
2
3
multiplier_2
multiplier_2
adder_subtractor_1
e
adder_subtractor_1
f
Figure 2.17: Improved schedule of Figure 2.16.
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2.2.3 Generating Hardware from High Level Languages
Automated hardware generation from a higher level of abstrac-
tion, such as a regular programming language, is possible in a
number of ways. The most common way is to perform the HLS
steps and lower the abstract high level language to an HDL. This
way, everything which is close to hardware and dependent on
the actual technology used (e.g. logic synthesis, mapping, place
and route) is dealt with by the regular tool flow tools.
Despite themost common approach, it is not the only one. Two
other ways are:
1. Use libraries in the HLL and use those to perform steps in
the hardware generation process below the HLS. One ex-
ample for this is the JBits library fromXilinx forVirtex 2 Pro
[193–195]). It enables the programmer to write the config-
uration bitstream for a reconfigurable device directly and
gives him direct control over the used hardware resources
and even placing and routing.
2. Generate microcode for a generated/selected application
specific or configurable processor. The hardware genera-
tion is reduced to selection, configuration, and program-
ming of a processor (an example for this kind would be
PICO [108]).
Chapter 3 and Appendix B list different compilers and the
methods used for hardware generation more detailed.
This work takes the same approach as most of the other com-
pilers and the compiler generator creates compilers that generate
hardware by emitting Verilog HDL code.
2.2.3.1 Target Hardware
While HLS can target any kind of hardware, the most com-
mon application is to generate hardware descriptions for recon-
figurable hardware (in opposite to Application Specific Integrated
Circuits (ASIC)).
The main element of Reconfigurable Computing (RC) is a
hardware elementwhose functions can be reconfigured, a config-
urable device. Most widespread devices that allow such a recon-
figuration are Complex Programmable Logic Devices (CPLD)s
and the similarly constructed, but bigger and more complex FP-
GAs.
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(a) Schematic FPGA (b) A slice (a CLB has 2 of these) of a
Xilinx Virtex 7
Figure 2.18: Xilinx FPGA (source Xilinx).
These consist of different configurable elements which can be
connected in different ways. Configurable elements not only in-
clude computational or logic elements but also I/O elements and
memory.
Depending on the granularity of the device, the size of the
computational reconfigurable element changes. Coarse grained
devices can have complete Arithmetic-Logic-Units (ALU)s as
computing elements (an example for a coarse grained architec-
ture is PACT XPP[15]). On the other hand fine grained devices
contain LUTs and/or multiplexers as the smallest logic element.
The LUT can be configured as arbitrary 𝑛-input binary function.
Depending on the vendor and the technology used 𝑛 is usually
4 or 6 (the two vendors with the greatest market share Altera
and Xilinx use this approach). Figure 2.18 shows such a mod-
ern, newest generation FPGA from Xilinx, a Xilinx Ultrascale.
The biggest models have up several hundreds of thousands of
Configurable Logic Block (CLB)s, each containing 8 LUTs and
16 flip-flops. Furthermore, they have tens of Megabits of config-
urable RAM blocks, thousands of DSP hard blocks and several
hard blocks for I/O (for example Ethernet, PCIe, Interlaken)1.
Some models even include multiple ARM CPU hard blocks. Ar-
ranged in a regular grid between these configurable elements
are channels that contain the routing resources. The wires can
1 The exact numbers depend on the model and can be found in [200]
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be configured to connect to the logic and as to how they connect
with each other to route the nets. For clock signals dedicated net-
works are available as well as clock management resources.
The reconfigurability of the device comes at a price: While
ASICs can clock up to several GHz, the newest generation FP-
GAs are much slower. The above mentioned UltraScale FPGA
has as a maximum frequency 𝑓𝑚𝑎𝑥 for its element of 525 - 741
MHz (depending on the type of element and speed grade of the
device) [199]. While there are devices that have persistent con-
figuration memory (for example ACTELs Flash-based FPGAs),
most of the bigger devices are SRAM based. This means they are
no instant-on devices, as the configuration must be read before
operation, and they struggle with the same problems as SRAM;
esp., they are sensitive to ionizing radiation [173].
While not reaching the frequencies of an ASIC, the FPGA can
still accelerate many computations compared to a CPU due to
application specific hardware acceleration. Additionally, the re-
configuration allows for a change of the implemented hardware
afterwards (for example to changing standards or protocols, or
when an error is found), and for short development cycles while
developing hardware. When the total number of produced units
is small, the FPGAs are also much cheaper than an ASIC.
While RC can accelerate computations, an RC unit (RCU)
is very inefficient when handling general-purpose applications.
The typical application spends most of their time in a small com-
putational part, while the rest are I/O and management tasks,
which are handled very well by modern CPUs.
The solution is the hybrid approach already mentioned in
Chapter 1, called ACS, that consists of a standard CPU, for the
administrative tasks, accompanied by an RCU, that handles the
compute intense parts. This combination is so popular that the
FPGAs do not need to be paired up with an external CPU2, that
the manufacturers offer FPGAswith CPU cores (and CPUswith
FPGA-fabric).
The main drawback for the ACS is the knowledge required on
the programmer’s side. Despite using an HDL, the development
of hardware is different from plain software programming. At
this point the HLS-compiler is supposed to bridge the knowl-
edge gap for the software developer so he can utilize the RCU
without expert HW design knowledge. At least that is the hope;
in reality there are many problems.
2 or the CPUwith an external FPGA, depending on the fact if you see thewhole
system FPGA-centric or CPU-centric
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if (a+c > b)
c = a*b;
else
d = c/d;
Figure 2.19: The hardware version of this high level code requires +, *
and / operator, but never * and / simultaneously.
2.2.3.2 Difficulties
So far, the flow for generating hardware from a high level lan-
guage presented seems fairly easy: translate it into an HDL, and
let the HDL compiler (and other tools) handle the complicated
tasks from there. From a theoretical point-of-view the problem
that arises is, that the RTL synthesizeable subset from the HDL
is not Turing-complete. It can be used for describing netlists, like
in XML for describing Turing-complete hardware, but it is itself
not Turing-complete. Translating one structured high level lan-
guage into another is usually done by replacing each language
construct (sequential execution, loop, conditional execution, …)
with the corresponding construct of the target language. HDLs
are not structured, and due to this mismatch, the translation of
the high level language into the low level HDL is not easy. For in-
stance, neither the subprogram mechanism (in a modern sense,
where arbitrary calls are allowed) nor does the loop construct
available in almost every high level language does exist in HDLs.
Instead of writing a loop itself, a circuit which will later imple-
ment the loop and dedicated control logic has to be created. This
process is a complex process, even for one loop, but with nested
loops this gets increasingly more complex.
Several compilers avoid this problem by just translating the
innermost loop. The computation inside this innermost loop is
translated into a data path, and the generated hardware is used
as a streaming kernel3 (for example [120] uses this approach).
Another drawback is that the hardware which should be
equivalent to a software program has to supply all possibly nec-
essary functions, even when not all are neededed at all times (or
not need at all). It is just not possible to remove one subroutine
3 Streaming is a parallel computation paradigm, where data is considered to
be a stream of data and the computation is performed on each of the data ele-
ments. No further allocation or communication besides the stream is required,
and usually pipelined hardware profit from this approach, as the pipeline is
kept filled by the stream.
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(or parts thereof) in hardware and replace it with a different one.
Self reconfiguration would allow this, but no HDL assumes or
supports it.
Thus, in many cases complete programs cannot be imple-
mented in hardware. One solution is to keep the program as a
software program on a CPU, and just accelerate speed critical
routines in hardware (these routines are often called kernels).
The controlling software on the CPU manages in- and output
and configures that kernel onto the FPGA that is required for
the current program (ACS).
This execution in hardware and software together is called
Hardware-Software-Co-Execution (HW-SW-Coexecution). It
leads to another NP-complete problem: the partitioning.
2.2.3.3 Hard- and Software Co-Execution
In an environment where hardware and software are executed
together, the program must be partitioned. This is the process of
selecting which parts of the software are executed in hardware
and which stay on the CPU.
The most important task is to identify the part of the program
which should be moved to the accelerator. Usually, only com-
pute intense parts are handled by the accelerator, parts which
require limited computation or are I/O-intensive are kept on the
CPU. The reason for this is that the specific hardware is often not
capable of performing those operations efficiently or cannot do
it at all (e.g. system-calls or other I/O-tasks).
Due to the NP-completeness of the problem, many different
approaches have been implemented, which are also heavily in-
fluenced by the target architecture and computation model.
The different approaches can vary in several aspects, namely:
granular i t y Depending on the architecture and the avail-
able size for the generated hardware the granularity of the
accelerated part can vary from a single instruction to com-
plete programs.
manual vs automat i c The method for identification of the
parts which may and/or should be run in hardware. Many
systems rely on manual annotation in the high level code,
few try to automatically decide which parts become hard-
ware. Most automatic approaches use some kind of profil-
ing, where test runs are made in software only. While per-
forming these runs, execution information (such as branch
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probabilities, memory access patterns, problem sizes, ex-
ecution times) is collected. Using a mathematical model,
which takes configuration times, data transfer times be-
tween RCU and CPU, estimated and available hardware ar-
eas, and the collected data into account, the relevant parts
are identified.
choose b e tween hw and sw execut ion The decision
whether the generated hardware accelerator should be
used can be dynamic or static. In the static case it is always
used (not using it is also an option, but then why it was
generated in the first place?), but in the dynamic case the
decision, is made at runtime. The software still contains
the necessary software instructions for the generated hard-
ware, and depending on several parameters, it is possible
that the software version is executed, and the hardware is
not used. It is also possible that both versions are run ini-
tially, and in later executions only the faster one gets se-
lected.
control f low trans i t i on hw- sw Several systems al-
low only the CPU to start a computation on the RCU and
expect the result later. This approach excludes all software
that is not computation-only from acceleration. Even the
simplest I/O, even when it is not supposed to happen reg-
ularly, prevents the routine from getting implemented in
hardware, as the hardware cannot execute it. Figure 2.20
gives an example for such a scenario. More sophisticated
systems allow the hardware to pause and perform soft-
ware callbacks to execute the system- or I/O-functions
([107]).
ar ea A hard limitation for the generated hardware is set by
the available resources on the target reconfigurable device.
Whilemost approaches try to gain asmuch benefit as possi-
ble by using as much hardware as possible, some go even
a step further. They do not only partition into CPU and
RCU parts, but also perform temporal partitioning ([188]).
This works best with algorithms that have different phases,
which are executed sequentially.
The list ofHDL compilers inAppendix B containsmore details
and references on the partitioning methods used by them.
30 foundat ions
double inverseSum(int count, int* numbers) {
double result = 0.0;
for (int i = 0; i < count; i++) {
if (numbers[i] == 0) {
printf("All numbers must be != 0!\n");
return -1.0;
}
result += 1.0/numbers[i];
}
return result;
}
Figure 2.20: The printf, only intended for error handling, stops this
code from becoming hardware inmost systems, that allow
only SW-HW invocation.
2.2.3.4 Hardware Generation and Optimizations
In this section the most common compiler optimizations for
HLS-compiler are explained. While many optimizations are use-
ful (that is profitable) for all kind of (HLS-)compilers, some are
dependent on the micro architecture that the compiler creates
for the RCU. The existing compilers can be categorized in three
groups of micro architectures:
1. The first group uses a processor that gets programmed
in microcode as micro architecture. Usually, this contains
also a unit or combination of units that are tailored to the
compiled program. For example, this can be an ALU with
problem specific bitwidths, vector units with many ele-
ments, specific Very Large InstructionWord (VLIW) cores,
or more complex units (like FFTs-kernel) that are selected
from the input application.
2. The second group generates a static scheduled data path.
This can be easily generated from a DFG. This only works
when the program contains no control flow. When control
flow is supported, this is either handled by removing the
control flow before when possible (see below), or by using
a FSMs. In the later case each Basic Block is translated into a
separate DFG, with the FSM orchestrating their activation.
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if (c > 0)
d = c+d;
else
if (c < 0)
d = c-d;
else
d = 0;
cd
*
+
abs
sign
*
d
>0
<0
0
MUX
MUX
d
cd
+ -
Figure 2.21: Control flow for computing the expression of the variable
d can be transformed into a data path. This can happen by
inserting multiplexers or by mathematical reformulation
of the computation into d=abs(sign(c))*(c+sign(c)*d).
3. The third group uses a dynamic runtime scheduling for
the generated data path. They are not activated by a static
schedule, but dynamically. Each of the operators is ac-
tivated at run time via signals, often called tokens. The
term token came from the models of computation these
group implements, which are often graphs or networks
of operators where tokens flow along the edges and acti-
vate the operations. Two of the most often-used models of
computation are Petri-Nets ([138, 150]) and Kahn-Process-
Networks (KPN) [105, 145]). This scheduling also works
with CDFGs and tokens can be used to model the control
flow.
The first group can be treated and translated like a CPU. It
is actually not really a C-to-HDL compiler, but more a custom-
CPU-selector/configurator and a cross-compiler. Therefore, the
rest of the discussion excludes these and only includes the last
two groups.
r emov ing control f low To reduce the complexity of han-
dling control flow, it can in some cases be reduced to data flow.
This is possible when branching leads just to different computa-
tions of the same expression and the value can be selected with
an inserted Multiplexer (MUX) or by reformulating the expres-
sion. Figure 2.21 shows an example of C code containing control
flow that can be turned into data flow.
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i n l in ing Having no instructions, data paths have no way to
model the software concept of a procedure or function call. So
the first transformation that must be performed is in almost all
HLS-compilers Inlining. In this transformation calls to functions
and procedures just get replaced by their definition.
The drawback of the optimization is that it can lead to mas-
sive code duplication.While in software thiswould “only”waste
memory and have a negative impact on the instruction cache,
when generating spatially distributed hardware this couldwaste
huge amounts of logic resources/area.
This transformation is not able to handle recursion (if it can-
not removed by other means, such as tail recursion which can
transformed into a loop) and function pointers (if they cannot
be removed by other means, such as proofing, that they always
call the same function). Thus almost all HDL compilers are un-
able to handle recursion and function pointers(see Appendix B).
a l ia s analys i s Not an optimization by itself, this analysis is
helpful for many other optimizations. One very big problem in
many languages is the ability for the programmer to reference
and dereference memory addresses directly, usually these ref-
erences are called pointers. C has the operators & and * for this,
and allows computation on the memory addresses with arbi-
trary mathematical expressions. Even the array accesses via []
are translated into those address computations. While it is help-
ful when the developer needs control over the actual memory
layout (for example it could be a low level device driver), it has
the drawback that routines can make no assumptions to which
address the pointer actually points. Figure 2.22 shows two ex-
amples, where the same memory location is possibly accessed
via different variables or pointers. The first is a C function copy-
ing the contents from one array to another, which can fail when
both arrays overlap. The other examples shows a code excerpt,
where one of two variables is accessed via pointer. In both cases
the alias analysis could eventually detect the potential access to
the same memory location via different variables/pointers.
The problem is that when the compiler cannot statically prove
that two memory accesses refer to different addresses, much
more additional logic is necessary to assure the correctness. In
the cpy example from Figure 2.22 the copy operation of all
length elements could be performed in parallel if and only if
the compiler can prove that the memory regions do not overlap.
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void cpy(int *dest, int *src, int
length) {
for (int i=0; i<length; i++) {
dest[i] = src[i];
}
int a;
int b;
int *p = &a;
⋮
if (condition)
p=&b;
⋮
…*p…
Figure 2.22: Two examples where alias analysis can detect potential ac-
cesses to the samememory location via different pointers.
sum = 0;
for (int i=0; i<128; i
++)
sum += array[i];
return sum;
array[0]
sum
+ array[2]
array[1]
+
+
array[3]
+
array[127]
array[0]
+
array[1] array[2]
+
array[3] array[126]
+
array[127]
...
+ +
+
sum
height
127
height
7
Figure 2.23: An unrolled loop adding up all elements of an array, and
the corresponding expression tree (which becomes later
the DFG), once without (left) and once with tree height
reduction (right).
Should they overlap, it must be assured, that the copy operations
of the overlapping parts happen in program order.
In case the compiler could prove that they always reference the
same location, one of the references could be optimized away.
Commonly used alias analyses are the points-to analysis from
Steensgard [171] and from Shapiro and Horowitz [165]. The re-
sult of these analyses is a relation that decides for each pair of
variables / accesses whether they must alias, they cannot alias,
or they may alias.
t r e e he ight reduct ion A simple optimization that flat-
tens the height of an expression tree. When generating full spa-
tial hardware for this, the tree height correlates directly to the la-
tency. As a consequence a tree with a lower height has a smaller
latency with same resource usage. Figure 2.23 gives an example
with a loop, that is used to sum up all elements of an array. With-
out the reduction, the height is equal to the #𝑒𝑙𝑒𝑚𝑒𝑛𝑡𝑠 − 1. With
the reduction it can reduced to 𝑙𝑜𝑔2(#𝑒𝑙𝑒𝑚𝑒𝑛𝑡𝑠). Assuming that
each addition takes one cycle, the total latency differs in 120 cy-
cles.
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loop unroll ing Unrolling of a loop allows the parallel ex-
ecution of different iterations of the loop. The tree height reduc-
tion example in Figure 2.23 is also the result of such an unrolled
loop. In case of no loop carried dependencies this approach is
very simple. Should single iterations depend on previous itera-
tions more sophisticated approaches are necessary. One way to
improve the loop unrolling is to perform loop transformations,
often with the help of a polyhedral framework [109, 154, 185]
and modulo scheduling [116]. These allow to unroll loops par-
tially, combine loops, split loops, and change the iteration limits,
to remove or reduce the dependency and allow at least partial
unrolling ([109, 116, 154, 163, 185]).
p i p e l in ing A standard technique in hardware generation
where additional registers are used to decrease the maximum
delay and increase the clock rate. Usually (the exact result de-
pends on the actual numbers of old/new clock rate and required
cycles of the computation) this leads to a higher throughput at
the cost of a higher latency. The higher throughput is not gained
through the (usually slightly) higher clock rate, but due to the
fact, that the additional registers allow the start of the next com-
putation before the previous one is finished. A fully pipelined
operator has as many operations in computation as it has regis-
ter stages within. This optimization can be applied on different
levels, automatically by synthesis tool that tries to reach a certain
clock rate, by the HLS tool that selects pipelined operators, or it
can even be supported by the CPU compiler, which transforms
loops so they become streaming inputs/output data paths with
no loop carried dependencies, which can profit from the high
bandwidth pipeline design later.
cha in ing The inverse of Pipelining. Hardware operators in
RTL have a registered output. When two operators in sequence
have a small combinational delay that, combined would not de-
crease the clock rate, the registers between them can be removed
without sacrificing throughput. Instead the latency is lowered
and less resources are required.
This parallelism increasing optimizations are not always-better
optimization. As the high degree of parallelism and fully spa-
tial designs require correspondingly more hardware area/logic
resources it can improve one aspect, while leading to worse so-
lutions with respect to other aspects.
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History repeats itself. Historians repeat
each other.
PH I L I P GUEDALLA, Writer
3.1 evolut ion of hw-comp i l er s
In their survey, Martin and Smith divide [129] the history of
commercial HLS tools in four generations:
g enerat ion 0 (preh i story) The beginning in the 70s,
where groundbreaking research was done that laid the
foundation for HLS.
generat ion 1 From 1980 till the early 1990s the first HLS gen-
eration consisted mainly out of research products.
g enerat ion 2 Starting in the mid-1990s up to the early 2000s
most of themajor EDA companies, like Synopsys, Cadence
and Mentor Graphics, start to offer commercial HLS tools.
g enerat ion 3 This is the first generation that is commercially
successful (see Figure 3.1). Reasons for this success are
manifold. FPGAs, which can be reconfigured and allow for
short development cycles became bigger, better and more
common. Also the the tools focus on aspects and use dedi-
cated input languageswhere they can shine: Data flow and
DSP applications. With a high demand of those applica-
tions for signal and multimedia processing these tools be-
came more and more popular and useful.
So translating abstract high level programs into hardware has
a long history, beginning in the 1970s. Over time the tool flow, the
libraries and the user interfaces were hugely improved. Though
the result quality improved, the compilers still have the same
problems today when using a common language, as C, as HLL
input.
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Figure 3.1: Sales of electronic system-level synthesis tools [129].
Synthesizing high level code is handled well by almost all cur-
rent compilers, as long as the program can be mapped to a pure
static scheduled data flow model, which has not much changed
since the beginning [57, 58]. Typical commercial approaches
for these use cases are MathWorks Simulink HDL-Coder [130]
which can generate VHDL/Verilog hardware descriptions, or
National Instruments LabVIEW FPGA modules [101].
When using existing software languages, the most
widespread approach is to restrict an existing HLL to a certain
language subset, forbidding unsupported constructs or types
(see Appendix B for the restrictions of C-to-HDL-compilers).
Almost all approaches use C as source language – as here
the legacy code base is very great, and C is already closer to
hardware than other languages (like e.g. Java) – but others exist.
As C allows arbitrary memory accesses via pointers, many com-
pilers have restrictions regarding them to reduce the necessary
overhead when dealing with them (see Section 2.2.3.4). Some
forbid the use of pointers entirely (e.g. Appendices B.16, B.17,
B.19 and B.22), some just forbid arbitrary references and allow
array references (e.g. Appendices B.2, B.10 and B.28), and few
allow for arbitrary references, dealing with complex handling
for memory accesses (e.g. Appendices B.3 and B.15). Some have
more complex restrictions regarding this, such as the GAUT
compiler (Appendix B.24), which limit the use of pointers to
exactly one read and one write access per loop.
Some compilers have restrictions regarding the supported
data type; most commonly floating formats are not supported.
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Far more restrictions come from the control flow in software.
Simple computation is mapped via DFG into a data flow model
of computation. Function calls are handled by inlining (see Sec-
tion 2.2.3.4), but as they cannot handle function pointers and
recursion, the compilers just forbid them. The rest of the control
can be handled but how it is done depends on the compiler.
Using just static scheduled data flow combined with stream-
ing, no control flow logic is allowed and these compilers avoid or
limit it by restricting the input language to a subset and/or mod-
ifying it, so only certain High Level Language (HLL) constructs
are allowed. Examples for such applications are the commercial
Impulse-C [99], Handel-C [24], or the academic Transmogrifier
C [71]. But in general, static schedules for the data flow do not
prevent the compiler from supporting control flow. One solution
would be to use a data path for each Basic Block of the CFG, and
switch between those data paths with a state machine (for ex-
ample Appendix B.1). Another problem that scheduling has to
deal with, are operators with variable length latency. Most often
memory accesses fall in to this category. Commonly, they are
statically scheduled using the minimum latency of the variable
length operator, and in case it takes longer, the rest of the data
path is halted.
A different approach uses a dynamic scheduled data flow. It
appeared first in Arvind’s tagged data flow machine [13]. The
dynamic scheduling activates the operators with tokens, starting
them when necessary. Using these tokens not only for tempo-
ral activation as a scheduling method, but also for causal acti-
vation, this dynamic method implements control flow. The dis-
advantage of this scheduling is the overhead of the additional
token control logic each hardware operator needs. So when us-
ing this type of scheduling, the compiler does not only use it
to allow easy handling of control flow, but because there are
other advantages. For example, COMRADE [107] uses the to-
kenmechanism to allow speculative execution of operations and
speed up the computation; Pegasus [26] requires the tokens, as
the model of computation of the generated hardware is par-
tially asynchronous, and the tokens are required for synchro-
nization (the authors call it “locally-synchronous, globally asyn-
chronous”). None of the current compilers of the big vendors
uses the dynamic approach, all rely on the static approach.
Due to above problems with generic HLL, not only for hard-
ware generation, but for all tasks that are similarly complex, do-
main specific languages (DSL) are becoming more and more
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popular. Research using them for hardware generation has just
begun, but is giving already promising results. Examples for
such domain specific compilers areGlacier [137], which is a hard-
ware compiler for database queries, and Gaalop [164] which can
generate Verilog for geometric algebra computations.
With using GPGPUs for data processing, multi-core and
multi-threading GPU, and vector instruction extensions, the
trend in the recent years is to use libraries, languages and lan-
guage extensions that utilize these highly parallel devices (like
CUDA, OpenMP, OpenCL). Using these languages/extension as
a source for the HLS can be considered a step between the trans-
lation of a generic language and an entire domain specific lan-
guage. It still allows the formulation of generic problems inHLL,
but as the language targets a highly parallel computation model,
this can be more easily translated into a (also highly parallel)
dataflow model.
A more detailed overview of HDL compilers in general, in-
cluding the history of hardware compilers is given in [45, 129];
a full survey of hardware compilers targeting C follows in Sec-
tion 3.2.
3.2 survey of c -to -hdl -comp i l er s
As the aim of this work is to improve the compilation of existing
high levelC code into hardware,manyC-to-HDL compilerswere
looked at and, whenever possible, tried out. The result is this
overview of existing technologies and approaches.
The list does not claim to be exhaustive, but should contain at
least the more widely used compilers that use C as source lan-
guage. It is, to the author’s knowledge, the most comprehensi-
ble overview available. A broader, but not as detailed, survey of
HDL in general can be found in [55]. The opposite approach has
been taken [131]. In this work Meeus et al. select (depending on
relevance and license availability) just a fewHLS tools and study
them in great detail. Another overview trying to categorize some
C-to-HDL-Compilers and some other HDL-Compilers is found
in [38].
Also not included in this list are theHDL-Compilers that claim
to translate everything from a high level language to hardware.
They reach this goal by not starting with the abstract high level
source code. Instead, they use the generated binary ( as input.
While this indeed allows for a great degree of freedom regarding
the accepted input, several optimizations are no longer possible,
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Figure 3.2: Radar charts for the AccelDSP and BlueSpec HLS tools
from [131].
and other require complex solutions. One such a compiler is the
FREEDOM compiler, presented in [201].
The list is missing many details frommany compilers, as most
commercial manufactures treat the internals of their software
as a trade secret. Direct comparison is not only difficult due to
different targets (e.g. synchronous vs. asynchronous hardware),
but also due to legal terms. The license often forbids benchmark-
ing software against competitors versions. In [12], Arcas-Abella
et al. at least compared four different HLS empirically (not all of
them are C-to-HDL).
3.2.1 Typology
In [131] Meeus et al. tried to find a set of criteria, that are, from
a designers perspective, desired in a HLS tool. From experience
they selected the following features, each with a scale from 1 to
5: Ease of implementation, abstraction level, data types, explo-
ration, verification, resulting area, documentation, and learning
curve.
As each aspect is represented on a 1 to 5 scale, this allows for
easy comparison with radar charts; some of them are shown in
Figure 3.2. The authors, Meeus et al., tried to apply an objective
scale, but some remain subjective, Table 3.1 gives an overview
of the rating scheme used. While the criteria are good for eval-
uation from a programmer’s perspective, they are not as good
when looking for a research compiler. There the mode of oper-
ation, kind of generated hardware, generated (micro) architec-
ture, and scheduling are more important.
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So the proposed scheme for classification is oriented at the
important steps of the hardware generation and consists of
the following aspects: Type of scheduling (dynamic or static),
execution and computation model and the generated micro-
architecture, when supposed to be coexecuted on hardware and
software, how it is partitioned, which language restrictions/ex-
tensions are introduced, and what is the target hardware. Also
it is interesting if the compiler is an academic project or if it is a
commercial product. Academic projects can be more easily used
by other research groups, while commercial products are always
very closed. Obtaining information about concepts/algorithms
used is already difficult, not to mention actual source code to
work with.
Some of them are orthogonal to each others (such as product
category and partitioning)while other are closely related to each
other (for example scheduling, computation model, and execu-
tion model). For some of the categories just some keywords for
classification are used, the rest is outlined in the description to
the compiler. The following keywords for classification are used:
dynam ic This is used when the compiler uses a dynamic
scheduling approach. Operators activation time is deter-
mined dynamically at execution time. The opposite is
static scheduling.
s tat i c Opposite of dynamic. Is used when the compiler gen-
erates hardware where the operators’ activation time is al-
ready determined at compile-time.
hw The compiler just generates a hardware kernel. This could
be used for anything, from computation kernel in an ACS
to some part of an ASIC, but the user has to manually
implement the interfacing logic/software (mostly) him-
self, or some documented protocol is used. Its opposite is
HWSW.
hwsw The compiler is used to generate hardware and software
interface code for HW-SW-coexecution. It generates the
hardware and the necessary invocations in the software
part. As the software has to be partitioned into parts for
HW and SW, the keywords manual or automatic can also
be used to indicate the partitioning method. Its opposite is
HW.
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manual Partitioning necessary for HW-SW-coexecution is per-
formed by the user. Either in form of pragmas, comments
in the code, or by explicitly naming the function names the
developer has to tell the compiler which part should be-
come hardware, and which stay in software. Automatic is
the opposite keyword.
automat i c The HW-SW-coexecution partitioning is per-
formed by the compiler in an automatic fashion (usually
profile based). It is opposite ofmanualmarked compilers.
academ ic The compiler is an academic work. Even when it
is opposite to commercial, a compiler can have both key-
words, as often the compiler started as academic work and
was later continued as a commercial product.
commerc ial The compiler is a commercial product. As the
project can have started as an academic work, both key-
words can be present.
For comparison all the compilers are listed in this format:
name of the comp i l er
other names/re lat ed comp i l er s : Other names
used or derived versions of the compiler.
c la s s i f i cat ion : Classification keywords
authors/company: Authors or company who have de-
veloped the compiler. Year of the first
release.
r e f er ence s : References to the compiler (papers, docu-
mentations, or press releases).
targe t: Output, target platform and/or technology.
de scr i p t ion : Short description and further details of the
compiler.
r e st r i c t ions : Restrictions of the compiler/parsed input
language. When not indicated otherwise all compilers
do NOT support recursion, calling of external library
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functions, or software callbacks. Also when not oth-
erwise mentioned arbitrary pointers are not allowed.
This is due to the fact that the variables must be
assigned/tagged in which memory they should be
placed.When doing so, the pointer references are hard-
wired to a a specific memory (bank/type) that is ac-
cessed. At run-time a reference to a pointer pointing to
a different memory could not be resolved.
3.2.2 Overview
The complete list is shown in Appendix B, but just some selected
aspects are discussed here. Despite the fact thatmany of the com-
pilers use C as input, not all of them can be really considered as
C-to-HDL compilers. Many use theC syntax and require the pro-
grammer to code according to a certain a rule set; thus in the end,
the programmer is just coding in another HDL, just with C (like)
syntax.
They are still useful tools, as they often decrease the develop-
ment time for hardware developers due to their higher abstrac-
tion level and often included tools for generation interfaces, test
benches, and/or verification models. But they neither allow soft-
ware programmers with only poor knowledge of the underlying
hardware to use it for hardware generation, nor do they allow
the fast conversion of legacy code.
It is remarkable that only very few use dynamic scheduling
(excluding that compilers that use a processor, that is just Pe-
gasus (Appendix B.9), CHiMPS (Appendix B.12), COMRADE
1.0/2.0 (Appendix B.15), PNgen (Appendix B.18), XPP-VC (Ap-
pendix B.40), andCompaan (Appendix B.41),which are less than
15%); most rely on static scheduled data paths.
3.3 comrade and cocoma
The COMRADE research compiler was developed at the Depart-
ment E.I.S of the Technical University of Braunschweig, and later
continued at the ESAGroup of the Technical University of Darm-
stadt. As the new compiler generator, described in this mono-
graph, should be capable to create at least a backend, whose (C-
to-HDL) functionality matches COMRADEs, this section intro-
duces COMRADE in more detail than in the survey Section 3.2.
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NIMBLE COMRADE COMRADE 2.0
Target Hardware Xilinx XC4000 generic Verilog generic Verilog
GARP [87]
Partitioning innermost loop profile based profile based
Scheduling static dynamic dynamic
simple, token based complex, token based
(see Section 3.3.2,
COCOMA)
Memory Model one cache port multiple cache ports
Table 3.2: Comparison of NIMBLE, COMRADE, and COMRADE 2.0.
Historically COMRADE is a descendant of the GARP CC [31]
and NIMBLE[125] compilers. It is capable of translating inner-
most loops of C-programs into hardware for XC4000 Virtex FP-
GAs or for the GARP architecture ([31]).
3.3.1 COMRADE
3.3.1.1 COMRADE 1.0
The first COMRADE, described in [107], was developed from
scratch, using the experiences gained in the development of
NIMBLE. Its original name was not COMRADE 1.0, but just
COMRADE. The nameCOMRADE 1.0was introduced internally
with the introduction of COMRADE 2.0 to distinguish the two
compilers.
COMRADEwas built using the SUIF2 (Stanford University In-
termediate Format) compiler infrastructure [3]. The goal was
to address all the shortcomings of the NIMBLE project, namely
the restriction to only innermost loops and the limitation to the
already outdated hardware targets. Which means, that COM-
RADE should not only translate arbitrary C-programs (and not
just innermost loops) but also should target arbitrary reconfig-
urable logic.
It implements different passes and uses several tools for help,
the relevant steps for the C-to-HDL translation are:
p ro f i l ing The profiling passes for the partitioning and inlin-
ing gather execution statistics by block profiling.
part i t i on ing Based on the profiling information the pro-
gram is partitioned into regions which should execute in
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software, and regions which should execute in hardware.
The regions that are selected for hardware implementa-
tion are checked as to whether they can be actually imple-
mented, or whether they contain operations, that can not
be implemented (e.g. COMRADE does not support float-
ing point operations). As a very advanced feature COM-
RADE does not reject those as candidates for hardware
generation that are unsuitable due to containing code un-
suitable for hardware generation, as other compilers do,
but instead had the ability to insert software-service calls.
These calls allow a stop of the hardware, while making a
service request to the software on the CPU. Before and af-
ter the request, contents of live variables get exchanged,
and after the software service request the hardware con-
tinues. For example, a use case for this scenario was code,
where just in case of an exception a printf was placed in-
side an if to output an error message. While the computa-
tion could be accelerated very well, this one not-hardware
implementable system call could forbid the hardware gen-
eration for normal C-to-HDL compilers, COMRADE was
able to handle them. Figure 2.20 shows such an use case,
Figure 3.3 shows the realization.
hw- sw se l ec t ion In this pass a library call is inserted that
should decide at run time of the program whether the ac-
celerated part should actually run on hardware or if an al-
ternative software version should be called. Also the neces-
sary statements for the transfer of the live variables (vari-
ables are live at a point, when they got a definition before
the point and a use afterwards) from software to hardware
and back are inserted. As the functionality of the software
is duplicated in the hardware, and the software selection
happens at loop boundaries, this pass was called in COM-
RADE the Loop Duplication pass.
In COMRADE different IRs were used: First the Abstract Syn-
tax Tree (AST). Afterwards this is lowered to a CFG, and finally
a Control Data Flow Graph (CDFG) is generated for the hard-
ware. In between, several optimization and support passes for
the hardware generation (i.e. iteration space analysis, SSA con-
version, partitioning, insertion of HW/SW-transition operations,
constant propagation, bitwidth reduction, tree height reduction,
scalar replacement, hardware area estimation, software-service
call insertion, hardware generation) take place.
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(0)
int a, b, c;
int* numbers = ...;
double* result = ...;
char* kernel_name = ...;
int kernel_no = ...;
SendVars(kernel_no);
StartHW(kernel_no);
(1)
ReceiveVars();
i = 0;
(2)
if (i < count)
count, *result, *numbers
(3)
b=numbers[i];
if (b == 0)
(4)
ProvideVars();
StopHW(4);
(6)
ReceiveVars();
(5)
RequestVars(kernel_no);
printf("All number must 
be !=0!\n");
c = -1;
SendVars(kernel_no);
StartHW(kernel_no);
(7)
c += 1.0 / b;
(8)
*result = c;
++i;
(9)
StopHW(9);
HardwareSoftware
true
false
true
false
c
(10)
return *result;
(SW subregion)
Figure 3.3: COMRADE performing a SW service callback for the code
from Figure 2.20.
While the original NIMBLE had a static scheduler, Kasprzyk
proposed a dynamic scheduler for COMRADE, using tokens to
activate operations. This token based dynamic dataflow goes
back to the 1980, to MIT Tagged-Token Dataflow Machine [13]
and the Manchester Dataflow Machine [82].
In this runtime scheduling operators are activated when at
each input an Activate token is available. This signals that the
computation responsible for the data at that input is finished.
While basic data flow machines only use such activate tokens,
COMRADE supports speculative and lenient/early evaluation
of the operations. This means that for branches the operations
in both branch targets could start their computation, even when
the branch condition is not yet evaluated. In the branch not taken
the computation is canceled as soon as the evaluated condition
is available. Figure 3.4 shows how this speculation using Acti-
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data edge
control edge
Activate token flow
Cancel token flow
Figure 3.4: Example of COMRADEs Activate and Cancel tokens.
vate andCancel tokens is done (COMRADE 1.0 called themDown
and Up tokens). In the example both if-branches are specula-
tively computed, while the condition is evaluated. As soon as
the condition computation is finished, a Cancel is injected into
the not taken branch, that travels upwards to negate Activate to-
kens along it.
3.3.1.2 COMRADE 1.0 Deficiencies
While better than NIMBLE, COMRADE still had deficiencies.
Gädke already summarized the problems with COMRADE in
[67], so just a short overview is given. The first kind of prob-
lems are caused by the age of COMRADE. The used module li-
brary GLACE was outdated. Only supporting old technologies
(Xilinx XC4000 and Virtex) the included preplacement used in
GLACEmade the generated hardware incompatible with newer
devices. Removing the preplacement directives result in wrong
meta data, that is used for the area and timing information,
which is used for partitioning.
Using GLACE also revealed a weakness in the concept/design
of the compiler: Neither the used GLACE operators nor the gen-
erated sequencer supported operator internal pipelining. As re-
sult the runtime is increased. Furthermore, the compiler was
only designed with integer support. Another problem with the
design is that the executionmodel uses just a single cachedmem-
ory port to a central cache. This decision originated in the actual
used hardware (and thus can also attributed to that): an ACE-V
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ACE-V Card
CPU
microSPARC-IIep
DRAM
MARC
FPGA
Xilinx Virtex 1000
Cache
HW Kernel
PCI
Slave
Port
Cache
Port
MEMC
Figure 3.5: The adaptive computer platform ACE-V [67].
[114] adaptive computer that connects a microSPARC-IIep CPU
and aXilinx Virtex 1000 FPGA, both sharing aDRAMmainmem-
ory accessed via the CPU-integratedmemory controller (see Fig-
ure 3.5). Using the configurable memory access system MARC
[117] executed kernels have access to a 32-bit wide memory port
with a MARC-internal cache. Even when one neglects the speed
advantage which could be gained when using local memories,
scratchpad memories, or multiple caches for different memory
regions, COMRADE 1.0 suffered serious problems. For the high-
est possible acceleration the generated hardware was fully spa-
tial, with no operator sharing. While this is a fast approach, it
could not be realized for the memory access operations, as only
one port was available. To serialize the accesses a very simple
mechanism was used, which inserted memory edges into the
CDFG. This should guarantee only one access at a time. But it
was so rudimentarily implemented that in certain cases (e.g. par-
allel data independent and nested loops) the result were again
deadlocks or errors in the generated hardware.
The last point is not the only one in the category of problems
that are implementation deficiencies. Two areaswhichwere very
prone to errors due to its complexity were building the CDFG
and the handling of token. Insertion of control edges was in-
complete and erroneous. Under certain conditions (e.g. nested
loops) no or wrong control edges were generated. This resulted
in wrong results or even deadlocks in the generated hardware.
Canceling of speculative executed branches was not always cor-
rect. In certain cases an operation that should be canceled was
not canceled (the operation just forwarded the token, but was
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itself not canceled). Here the result could be also deadlocks and
wrong results in the generated hardware.
Also in this group of problems is the plain not implemented
part of deciding whether a part should be run in hardware or
software. COMRADE always generated an equivalent software
region for hardware regions. So depending on some circum-
stances and conditions, the program was supposed to decide at
runtime which version to choose: The accelerated hardware ver-
sion, or the software version. In reality the hardware was always
chosen (if (1) …).
3.3.1.3 COMRADE 2.0
Evenwhen then nameCOMRADE2.0 suggests a completely new
rewrite of the old COMRADE 1.0 it is more of an extension and
correction.
The main difference is a new mico-architecture, named CO-
COMA (see next section) and the use of a more modern module
library, named modlib (see Section 3.3.3). Figure 3.6 shows the
compile flow and modules of the compiler.
3.3.2 COCOMA
The heart of the new micro-architecture is the COMRADE Con-
troller Micro-Architecture (COCOMA). It encompasses the in-
ternal IR used for compilation and the token based computation
model derived from it. Similar to the COMRADE 1.0 approach
the hardware is scheduled dynamically with tokens.
3.3.3 Module Libraries
A module library (or operator library) collects hardware mod-
ules for certain operations. This encapsulates the functionality,
so one module implementation can easily be replaced with a dif-
ferent. Some even have different implementations for the same
operation, each optimized for other aspects (for example latency,
𝑓𝑚𝑎𝑥, area, power, pipelining capability).
For the compiler developer this is very convenient, as he can
rely on such a module library, and does not have to take care of
the hardware realization of the operators itself and so doesCOM-
RADE utilize one as well. It uses a module library that supports
simulation and synthesis for all low-level operators that usually
appear in C-code (and for all types of data possible).
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C Source
SUIF2
Passes
CFG Generation
HW/SW Partitioning
SSA Conversion
High-Level Optimizations
Constant Propagation
Bitwidth Reduction
Tree Height Reduction
Scalar Replacement
HW Kernel Compaction
SW Part (C)
Synthesis
Constraints
Configuration Scheduling
FPGA
Configurations
Dynamic Profiling
Profile-based Inlining
Omega Dependence Analysis
Memory Forwarder Insertion
Meta Data Annotation
CMDFG Generation
Sequencer
Verilog
Datapaths
.v
Support IP
MDF
Sequencers
.v
Vendor
Tools
GCC
Adaptive
Computer
Simulation
SW Executable
Query
Meta Data
CPP
Transform to SUIF2 Format
Goto Removal
Self-Assignment Statements
Low-Level Optimizations
Operation Chaining
Memory Access Reordering
Memory Access Parallelization
Memory Access Localization
A
ST
C
FG
C
M
D
FG
C
FG
Synthesis
User Constraints
Modlib
Modlib
LMEM
MARC
FPGA
Configuration
Figure 3.6: The COMRADE 2.0 compile flow (from [67]).
COMRADE 1.0 uses the module library GLACE [140]. It also
supplied an interface to get further meta data for the operators,
such as required area and latency for an implementation.GLACE
had the problem, that it only targeted old technologies. Remov-
ing preplacement information embedded in the modules to pre-
vent the technology dependency invalidated the meta data, and
so COMRADE 2.0 required a new library.
The modlib [180] (short for module library) was created to
address the weaknesses of the old operator library GLACE and
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(b) Internal structure of the modlib
wrapper.
Figure 3.7: modlibmodule library modules [180].
meet the requirements of COMRADE 2.0. The functionality was
implemented by either using the operator implementation of
the synthesis tool, or by using the Xilinx Coregen IP generator
for more complex operators (such as floating point operations).
Around the operator itself was the necessary token handling
logic for COMRADE 2.0 wrapped.
Due to its simplicity it integrates well in new projects (and
existing, too). So it was used in a couple of other projects ([66, 97,
180]), such as module library for other (DSL-, HLL) compilers
and as test bed for new memory systems.
The operations are implemented on the Register Transfer
Logic (RTL)-level, so they can easily target different technolo-
gies. Modern synthesis tools optimize sufficient well to effi-
ciently handle the low level optimizations and make gate-level
designs not necessary. To support COCOMA, the operators all
have a unique interface that allows one to specify not only the rel-
evant operations for the operators (e.g. signedness and bitwidth)
but also to add FIFO queues of parametric length at the in-
and outputs, as well as parameterized COCOMA specific token-
handling logic to them. Table 3.3 shows the parameters of such
a modlib operator and Figure 3.7 the internal structure and the
interface for it.
However, modlib lacks a feature which was extensively used
with GLACE: Area and timing estimation. To compensate for
this, a support tool was developed. The resulting Meta Data
Fetcher (MDF) instantiates the requested modlib-operator (with
all its used parameters) on the target architecture, and performs
the necessary synthesis and place & route steps, to get estima-
tions for area and timing. The estimate is very rough, as tim-
ing depends on the critical path, which can be completely dif-
ferent in a small design where no routing congestion happens
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Parameters Meaning
WA, WB, WR Bitwidth of in- and outputs
Sign Signedness
Depth, QDepth Buffer sizes for outgoing data
TQDepth Buffer size for incoming tokens
StaticCT, PseudoAT Flags to control the token handling
NoCT, StartCtrlIn of the operation
AreaNSpeed Select variant optimized for speed
or for area
Table 3.3: Possible general parameters for modlib modules. Certain
kind of modules (memory and multiplexers) have addi-
tional parameters.
compared to a big kernel, where almost no routing resources
are available. The same applies to the area, as in later designs
the synthesis may select other implementations (e.g. DSP-based
multiplication vs. LUT-based) or certain operations can be opti-
mized away in a big kernel and do not require any area at all, or
register duplication can increase the area.
3.3.3.1 COMRADE 2.0 Deficiencies
COMRADE 2.0, being an improvement over COMRADE 1.0, still
has a couple of problems. Working with all generations of COM-
RADE, several key difficulties that originate in the framework
were recognized by all developers involved:
• The underlying framework SUIF2 caused a lot of prob-
lems.When originally designed, its goal was to act as an in-
frastructure providing all kinds of optimizations and tools
to develop a compiler. However, the project was discon-
tinued shortly just after a level of basic functionality was
reached. As result COMRADE suffers from missing many
optimizations present in other compilers. Comparisons of
generated hardware versus the software version was al-
ways in favor of the software, aswidely-used software com-
pilers often had far better optimizations in their compile
flow.
• Related to the first point is the maintainability. SUIF2 was
very ambitious, and to give the compiler developer the
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highest possible degree of freedom, it was more-or-less
over-engineered. To give an impression of the complexity,
Figure 3.8 shows a class diagram of the involved classes for
COMRADE, that are required for just a part of a single pass
(in this case it is theCOMRADE path that annotates the op-
erators with the area and timing information). SUIF2 even
used an ownmacro preprocessor, which generated certain
C-files (so called hoof -files). Changes in those files often
lead to changes in central header-includes, resulting in huge
turnaround times while testing and developing.
• Debugging was very complicated due to the different in-
volved languages. Of course, C and Verilog always appear
in a C-to-Verilog-Compiler, but with the SUIF2-Hoof -files
and as some steps are implemented in Java (e.g. the query
of the GLACE library), a total of four languages are in-
volved. Furthermore, the C++ code in the SUIF2 frame-
work was old. So old that the C++ Standard Template Li-
brary (STL) was not mature enough to be considered for
use. The authors instead implemented many data struc-
tures - which are available nowadays - themselves. While
these work, they are incompatible with the STL and incom-
patible with many modern libraries, which makes it diffi-
cult to work with.
• COMRADE 2.0was a product of many researchers and stu-
dents, and as result the code is distributed over manymod-
ules, that make up many different compiler passes (neces-
sary COMRADE 2.0 passes are listed in Table 3.4). When
using the compiler, often certain flags have to be set, or
changes in the benchmark code were necessary to work
around existing bugs. Especially bad was the code respon-
sible for the micro architecture generation, as parts of it
were coded in the compiler, and other parts were imple-
mented in the modlib , with each relying on the functional-
ity of the other.
Some of the deficiencies mentioned above were addressed: In
certain cases, missing optimization could be worked around by
manual modification of the original C-code.
To ease debugging several tools were utilized. For visualiza-
tion of the hardware, the graphviz ([62]) software package was
used. It reads graph descriptions in a language called dot and
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Figure 3.8: Class diagram of the hardware annotation pass (it is inten-
tionally so small, as it should give just an impression of the
complexity of the SUIF2 framework).
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xcfg_build
ast_passes
dynamic_profiling
cfg_transforms
dismantle_loop
profile_based_inlining
cfg_cloner
cut_unfeasible_nodes
hw_annotation
tree_height_reduction
comrade_naf
comrade_ssa
loop_duplication_pass
decide_hw_sw
dfg_scheduler
cocoma_scheduler
Table 3.4: Necessary COMRADE compiler passes.
generates and layouts it in a picture format. This way the gener-
ated hardware could be somewhat visualized and debugged.
To assist the debugging even more, especially the dynamic
flow of the tokens and the behavior of the hardware, several
custom visualization programs were developed. VeriDebug [22],
GAP [4], and pnnsGraph [148] all operate on text output gener-
ated while simulating the hardware. The generated Verilog code
contains nonsyntheziable output instructions printing cycle and
token information of the operators. They visualize the hardware
similar to graphviz output, but now add the additional dimen-
sion of time. They allow for the replay of the dynamic hardware,
going backwards and forwards. Another drawback of the gener-
ated static dot graph was the size. It often grows very big, mak-
ing it difficult to find the relevant operators. The above programs
helped here, too, by allowing to search for certain operators, re-
strict the nodes shown to selected parts of the graph, and to hide
all kinds of edges (i.e. control, memory, data edges). Figures 3.9
to 3.11 show screenshots of the programs while debugging a
graph of COMRADE generated hardware.
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Figure 3.9: Screenshot of the program GAP debugging COMRADE
generated hardware.
Figure 3.10: Screenshot of the program VeriDebug debugging COM-
RADE generated hardware.
3.4 the sca l e comp i l er framework
To overcome the problems with the SUIF2 framework, a new
compiler framework for a reimplementation was sought. The re-
quirements for the new framework were:
1. It should provide SSA-representation and alias analysis be-
sides basic loop optimizations.
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Figure 3.11: Screenshot of the program pnnsGraph debugging COM-
RADE generated hardware.
2. It should be extensible and easy to maintain. So it should
provide access to all necessary data structures and use a
single, versatile IR.
3. It should be programmed in Java. As the curriculum of the
university does not contain C, this decision was made to
involve more students.
There are not many compilers fulfilling Item 1 and Item 3,
and the most common choices were filtered out (like gcc[170]
or llvm[121]) due to the fact, that they were written in C/C++.
Only the COmpiler INfraStructure (COINS) [41, 162] and the
Scalable Compiler for Analytical Experiments (Scale) [163, 167]
meet all of these requirements. While more sophisticated and
having more optimizations than Scale COINS fails in Item 2. It
has a number of different IRs depending on the level of abstrac-
tion (HIR and LIR), which make Scale the only remaining can-
didate.
Scale was originally developed as research compiler for the
TRIPS-architecture[27], but also supports other backends (Al-
pha, PowerPC, Sparc or C) and frontends (Fortran). The frame-
work supports
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Figure 3.12: Data flow of the Scale compiler (from [163]).
• Inlining
• Alias Analysis
• Copy Propagation
• Value Numbering
• Loop Invariant Code Motion
• Loop Un-rolling
• SSA-form (and automatic conversion into and out-of it)
• Sparse Conditional Constant Propagation
• Loop Transformations (Loop interchange, tiling, distribution,
unrolling, and fusion, and strip mining)
• Scalar Replacement for Array Elements
• Partial Redundancy Elimination
• Global Variable Replacement
• Useless Copy Removal
• Dead Variable and Code Elimination
• Basic Block Redundant Load and Store Elimination
• Expression Tree Height Reduction
• Converting implicit loops to explicit loops
• Converting irreducible graphs to reducible graphs
• Annotations of CFG- and AST-nodes
The flowof the compiler (see also Figure 3.12) follows the stan-
dard sequence: Parsing the program, building an AST, convert-
ing into a CFG (called Scribble), apply to the AST and CFG dif-
ferent optimizations, and emit in the back end machine code (or
C).
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Figure 3.13: Example for hardware generation with the hardScale back-
end.
3.4.1 hardScale Compiler
As first hardware generating backend for the Scale compiler, hard-
Scale was implemented at the ESA Group of the TU Darmstadt.
It was extended with a HW-SW-Partitioning algorithm that al-
lowed hardScale [94] to automatically partition the compiled pro-
gram into parts for HW-SW-coexecution. This is similar to COM-
RADE but it uses a more sophisticated whole program path pro-
filing algorithm instead of a block profiling.
Also callbacks from the generated hardware to the software
(called software service) were possible.
In addition to the automatic partitioning manual partition
with pragma instructions is possible. While more versatile than
COMRADE in this regard, the generated hardware is just stat-
ically scheduled and had several other restrictions: Jumps and
accesses to global variableswere forbidden and all pointersmust
use the restrict keyword. Figure 3.13 shows an example C-to-
HDL translation with hardScale.
In the rest of this work, the name hardScale is used when re-
ferring to the generated compiler as whole. When specific IRs
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or internals are used, the name Scale is used, to indicate that the
used parts belong to the original Scale.
4
C -TO -HDL -COMP I L ER GENERATOR TR IAD
I’d rather have a search engine or a
compiler on a deserted island than a
game.
J OHN CARMACK,
Programmer
As already stated in the previous chapters, the aim of this
work is to create a compiler which is capable of generating a C-
to-HDL compiler that synthesizes dynamically scheduled hard-
ware. Using a versatile description as input, it should be possible
to easily implement different scheduling schemes.
Triad1 is not only the name of the compiler but also the name
for the file type and input description language to the Triad com-
piler. It is described in the following sections in detail.
The general idea is to modify the hardScale compiler from Sec-
tion 3.4.1, so it can generate Verilog HDL code from generic C
code for dynamic scheduled hardware. The proposed flow ex-
tends the currently used flow around the (statically scheduled)
hardware compiler with an additional step. This additional step
takes place before hardware synthesis, in order to automatically
generate a new compiler backend from a compiler description.
Figure 4.1 shows the flow in full detail. Before using the hard-
Scale compiler for hardware generation,Triadmust be run, to gen-
erate the necessary files for the hardware backend. Triad reads a
specification file (whose format is also called .triad) containing
the hardware modules used and their mapping to Scales IR. Fur-
thermore, the file holds the definition of the implemented sched-
uler. This definition declares the token types used and rules for
token interaction with the operators. As result, Triad generates
several .java files that extend the hardScale compiler to implement
the hardware generation with the described scheduling scheme.
In addition, some Verilog wrapper modules are generated that
encapsulate the operators andpossible token handling functions.
Using these, the hardScale compiler can generate dynamically
scheduled hardware according to the specified rules.
1 For the curious, the name is chosen to be in tunewith the scale naming scheme
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Figure 4.1: Compile flow with Triad and Scale and how both interact.
To describe when things happen at some point in this flow,
the term generation-time in addition to the commonly used terms
compile-time and run-time is introduced. While the latter two
terms have the commonmeaning, they refer to the hardScale com-
piler, i.e. compile-time refers to time when the hardScale compiler
compiles the C program to Verilog and run-time to the moment
when the generated Verilog is executed, generation-time refers to
the time frame when Triad is executed and the hardScale hard-
ware synthesis backend is generated.
4.1 i d ea s and concep t s
As its main and most important feature, Triad is intended
to generate a C-to-HDL Compiler using token based dynamic
scheduling, like COMRADEs COCOMA micro-architecture. In
[67], Gädke developed a set of mathematical rules, that formally
describe the behavior of COCOMA. Actually, these rules were
not the formal base for COCOMA, but were retroactively laid
down to describe the supposed/implemented behavior. They de-
scribe the values for expression and signals as results using a
kind of first order predicate logic expressions (see Appendix of
[67] for the detailed rules). Because of the versatility of predi-
cate logic, and to build on the existing COCOMA rules, a similar
mathematical approach was used as base for the Triad input de-
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scription. From these rules a logic controlling the token flow is
generated for each operator. This logic is called token controller.
Additional information that is required to generate the micro-
architecture are the hardware operations and a mapping from
the internal abstract hardScale operations to the concrete hard-
ware operations.
From this information Triad generates the backend for the hard-
Scale compiler. Internally, this backend uses a CDFG fromwhich
to generate a data path. The scheduling of datapath operations is
done at run-time, using the compile-time generated token flow
architecture, which in turn was defined at generation-time.
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As mentioned above, Triad needs three pieces of information as
input: The hardware operators itself, the mapping to Scale ex-
pressions of these operators, and finally the rules for the schedul-
ing algorithm.
These descriptions are combined in one specification text file
(called .triad) that is input to Triad.
The syntax of the file is given as syntax diagram and Extended
Backus-Naur Form (EBNF) [191] in Appendix C, a semantic de-
scription follows here.
4.2.1 Hardware Operators
The intention is to use hardware operators similar to the opera-
tors of the old modlib operator library that was already used in
earlier HW-compilers. To be more flexible, the modules used for
the operators are not hard coded into the compiler. Instead, Ver-
ilog modules that are available can be specified, together with
their bitwidth and signedness.
Four special module names are reserved: memread, memwrite
formemory accesses, arrayaccess for array accesses and, finally,
mux for control flow. These modules are not mandatory, and can
be omitted when the generated compiler is intended to translate
only programs without them. Table 4.1 lists these optional mod-
ules with their function.
In the specification file, the modules used are specified in the
HWOPS-section. As can be seen in Figure 4.2, the specification for
each operator contains
• its Verilog module name.
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module name required when translated module functionality
program contains …
memread reading memory accesses performs a reading memory access
memwrite writing memory accesses performs a writing memory access
arrayaccess array index computations computes base+ index ∗ size+ offset
with constant size
mux control flow 2-input-multiplexer
Table 4.1: Optional hardware operations that must be defined in the
Triad file, in case the translated program requires them.
1 Verilog module name
2 input bitwidth
3 type
𝑏𝑖𝑡𝑛𝑜𝑡⏟
1
([1 − 64]⏟
2
, 𝑠⏟
3
, 𝐴𝑅𝐼𝑇𝐻⏟
4
, 𝐴 => 𝑅⏟
5
, 1⏟
6
) 4 output bitwidth
5 signature
6 latency
Figure 4.2: Triadmodule definition
• its input bitwidth: As the compiler requires many opera-
tors that differ just on the size of the operands and usually
Verilog modules are implemented with support of differ-
ent bitwidths, here all supported bitwidth can be specified.
A set notation is used that also supports ranges of num-
bers.
• its type:Here the type of the input data can be definedwith
a single letter: Possible are signed (s) and unsigned inte-
ger (u), floating point type (f) and a undefined/don’t-care
type (x). The latter one is used for bit operations.
• its output bitwidth: Here only two different output sizes
are supported, which depend on the type of function.
Arithmetic functions (marked with the ARITH keyword)
have a result, that has the same size as the inputs, while
logical functions (marked with the LOG keyword) have an
output size of 1.
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Listing 4.1: Example of a Triad file, HWOPS-section.
HWOPS:
lognot([1-64],s, LOG, A => R, 1)
bitnot([1-64],s, ARITH, A => R, 1)
logand([1-64],s, LOG, A*B => r , 1)
bitand([1-64],x)
logor([1-64],s, LOG, A*B => R, 1)
bitor([1-64],x)
mod([1-64],s)
subfloat([32,64],f)
bitxor([1-64],s)
mul([1-64],s)
mulfloat([32,64],f)
addfloat([1-64],f)
sub([1-64],s)
divint([1-64],s)
divfloat([32,64],f)
add([1-64],s)
mul([1-64],s)
div([1-64],s)
cmplt([1-64],s, LOG, A*B => R, 1)
cmpgt([1-64],s, LOG, A*B => R, 1)
cmplteq([1-64],s, LOG, A*B => R, 1)
cmpgteq([1-64],s, LOG, A*B => R, 1)
cmpeq([1-64],s, LOG, A*B => R, 1)
cmpneq([1-64],s, LOG, A*B => R, 1)
bitshift([1-64],x)
abs([1-64],s, ARITH, A => R, 1)
neg([1-64],s, ARITH, A => R, 1)
• its signature and argument names: Here the names of the
input arguments are assigned to the name of the output
argument (names refer to the names in the Verilog code).
• its latency: The latency of the operation in cycles. As oper-
ators with variable latency are also supported, the latency
can be preceded by a> to indicate variable latency and de-
clare a lower bound.
Just name, bitwidth, and type are mandatory, the rest is optional.
They default to the most common values in practice: (ARITH, A
* B => R, 1).
An example for the HWOPS-section is shown in Listing 4.1.
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𝐴𝑑𝑑𝑖𝑡𝑖𝑜𝑛𝐸𝑥𝑝𝑟⏟⏟⏟⏟⏟⏟⏟
1
(𝑆𝐼𝑁𝑇,𝑈𝐼𝑁𝑇⏟⏟⏟⏟⏟⏟⏟
2
∶
𝑎𝑑𝑑⏟
3
(𝑊𝐴 = %𝑏,𝑊𝐵 = %𝑏,𝑊𝑅 = %𝑏)⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟
4
())
1 Scale expression name
2 type limitation
3 module name from HWOPS-section
4 instantiation parameters
Figure 4.3: Triad expression to hw module mapping
4.2.2 Operator Mapping
Scales internal CDFG representation has nodes that contain ex-
pressions for all instructions inside them. The different expres-
sions are modeled inside the compiler by means of a class hier-
archy. The expression class hierarchy is shown in Table 4.2. In the
hardware generation process (described in Section 4.3) these ex-
pressions get implemented in hardware with the hardware op-
erators from the HWOPS-section. Thus, a mapping between the in-
ternal Scale expressions and the hardware operators should be de-
fined in the Triad file. Not all expressions of the hierarchy need
to be mapped, only the computational ones, as the others, such
as the PhiExpr, are handled implicitly by the translation process
(see Section 4.3). Even for the computational expressions, none
is truly mandatory, the hardScale compiler will just not be able
to translate programs that contain an unmapped expression (a
compile-time error is thrown). Table 4.2 gives a recommenda-
tion which expressions should be mapped.
A simple mapping from Scale expressions to hardware opera-
tors, such as AdditionExpr => add is not enough, as an expres-
sion can represent different types (e.g. an AdditionExpr handles
float additions and integer additions). To handle a single expres-
sion type (of multiple different types) with different hardware
modules, it must be possible to constrain the type information
in the mapping. Therefore, in the expression-hardware-module-
mapping, the mapping can be restricted to selected types. Possi-
ble types are signed integer, unsigned integer, double, and float. To
supportmodules that can handle different bitwidths, andmaybe
require other parameters, it is also possible to define Verilog pa-
4.2 tr i ad 67
Listing 4.2: Scale expression to hardware module mapping for addi-
tion.
AdditionExpr(SINT,UINT : add(WA=%b, WB=%b, WR=%b, SIGN=%s)())
AdditionExpr(FLOAT,DOUBLE : addfloat(WA=%b, WB=%b, WR=%b)())
rameters which are necessary for the hardware module instanti-
ation.
In the Triad file, the mapping is defined in a dedicated section,
the MAPPING-section. It consists of multiple lines, where each line
defines a mapping. One such mapping is shown in Figure 4.3.
Each mapping consists of the Scale expression that should be
mapped, the types to which this mapping is restricted, and the
module name (specified in the HWOPS-section), that should be
used, together with its instantiation parameters. They can get as-
signed either constant values or some placeholders, which get
replaced at instantiation time. Possible placeholders include:
%b: Is replaced by the input bitwidth of the operation. Even
when there are two inputs, only one bitwidth is available.
According to the C standard, operators in C operate on
operands of the same type. Scale handles type (and also
size) conversions with explicit expressions.
%s: Represents the signedness when handling integers (0 = un-
signed, 1 = signed).
As an example, all the mappings defining an addition opera-
tion are shown in Listing 4.2. Both commands define how the
AdditionExpr from Scale is mapped. The first mapping restricts
the mapping to the signed and unsigned integer data types and
instantiates a Verilog module named add for the addition, pass-
ing the bitwidth and signedness as parameters. The second line
of the example maps additions with float and double data types
to the addfloat Verilog module and uses just the bitwidth as pa-
rameter.
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VarArgExpr and subexpressions
SubScriptExpr.............#
NaryExpr
CallExpr
CallMethodExpr....#
CallFunctionExpr..#
VectorExpr
PhiExpr
ExprPhiExpr........#
UnaryExpr
AbsoluteValueExpr....*
NotExpr.................*!
ConversionExpr.......#*
BitComplementExpr...*!
NegativeExpr..........*!
TransencdentalExpr...*
AllocateExpr...........#
FieldExpr
LdFieldValExpr....#
LdFieldAddrExpr...#
LdValIndirectExpr....#
LoadExpr
LoadDeclValueExpr....#
LoadDeclAddressExpr.#
DualExpr....................#
TernaryExpr
ArrayIndexExpr........#
ConditionalExpr.......#
ValueExpr
NilExpr................. #
LiteralExpr........... #
BinaryExpr
BitAndExpr............ *!
AndExpr................ *!
OrExpr.................. *!
BitOrExpr.............. *!
MatchExpr
LessExpr........... *!
GreaterExpr....... *!
NotEqualExpr...... *!
EqualityExpr...... *!
GreaterEqExpr..... *!
LessEqExpr......... *!
MinExpr................. *
ExpExpr................. *
RemainderExpr........ *!
CompareExpr
Transcendental2Expr
SubtractionExpr...... *!
BitXorExpr............ *!
MultExpr............... *!
ComplexValueExpr
AdditionExpr.......... *!
BitShiftExpr.......... *!
axExpr................... *
DivisionExpr.......... *!
Table 4.2: Scale expressions and recommendedmapping settings. Only
the one marked with * can be defined (addtional ! means
they are recommended), marked with a # means they are
already handled by some other mechanism, and the rest can
be ignored for the hardware translation process.
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4.2.3 Scheduling Rules
The heart of Triad is of course the generation of the dynamic,
token-based micro architecture for the scheduler. Simple run-
time dynamically scheduled hardware uses tokens that flow
with the computed data and start operations when all required
inputs are available. More sophisticated approaches use multi-
ple token types; an example of this is COMRADE, which uses
two different types, one for activating and one for canceling spec-
ulated computations.
The positions where the tokens are stored are called places.
To make the description as versatile as possible, the tokens can
be placed at the inputs of the operators and at the outputs.
Their names are respectively input places and output places. These
places have no nodes on their own in the generated CDFG. The
generated graph uses the mapped operations as nodes. Each
node has input and output places associated with it.
For the rules that decide how the token flows from node to
node, and howdifferent tokens interact with each other, amathe-
matical approachwas chosen. The required formulation needs to
define, for each type of node, at which condition which action is
taken. Such formulations are not new and the style used in Triad
is inspired by the set-builder notation for describing sets and the
ECA (Event-Condition-Action)[60] model used in reactive sys-
tems. The ECA rules in the systems react to events by checking a
condition and starting an action, using predicates to describe the
events and conditions. The common form in mathematics to de-
scribe a set, is the set-builder notation (like {𝑥 ∈ 𝐷|predicate(𝑥)}),
where all elements 𝑥 fromadomain𝐷 belong to the set, when the
predicate is true. A similar concept is also used in the functional
hardware description language Bluespec [159], named Guarded
Atomic Action. Similar to ECA they describe a rule by triggering
an action when a logical predicate evaluates to true.
Using the same principle, rules are described by three compo-
nents with the help of logic expressions, using sets, quantifiers
and predicates:
ent i t y s e l ec t ion decides to which set/subset of objects
(graph nodes, input places, output places) the rule is ap-
plied.
guard cond i t ion contains a first order predicate logic term,
checking for the condition.
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Listing 4.3: Example rule in Triad.
{Node node|(∃ Inputs(node) input: isGlobal(input))
∧ hasToken(input, Cancel)}
=> delete(input, Cancel);
act ion that is executed, when the guard condition evaluates
to true.
To define the rules, the mathematical class notation for sets is
used. In general a (simplified) rule looks like this (and an exam-
ple is in Listing 4.3):
{ Entity variable⏟⏟⏟⏟⏟⏟⏟⏟⏟
Entity Selection
| booleanExpression(variable)⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟⏟
Guard Condition
} => action⏟
Action
;
For clarity, this is a little bit simplified. Actually, the boolean
expression can depend on more than one variable, so the entity
selection is a list and can contain multiple node types and vari-
ables. The boolean expression is a first order term in predicate
logic. That means it consists of predicates and quantifiers. For all
nodes that have a true evaluation of the expression, the action is
triggered. As oftenmore than one action has to be triggeredwith
the same condition, multiple actions can be specified.
In the following section the details of the implementation of
the rules description in the Triad file are given, followed by an
example.
4.2.4 Token Specification
The Triad file also has a TOKEN-section where the tokens for the
dynamic scheduling are defined. A set of tokens is defined just
as a sequential list with the name of the different token types.
As some models have mutually exclusive tokens at an operation
(such activate and cancel) and these can be encoded with viewer
resources (see below for details), the tokens in a token set are
such a combination of mutually exclusive tokens. When the to-
kens are not mutually exclusive, multiple token sets can be de-
fined. The design idea behind it is that this allows different un-
derlying token implementations and optimization of the token
representation.
Listing 4.4 gives two possible ways of defining a micro-
architecture that uses three different token types: Activate,
Cancel, and ACK. Each token set is contained in a () pair result
in different implementations.
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Listing 4.4: Two ways to declare three tokens Activate, Cancel and ACK.
The first will require 2 bits to represent the 4 states (0 = no
token, 1 = Activate token, 2 = Cancel token, 3 = ACK token.
The second needs three bits, one for each token. In both
cases the Activate token is both, start and end token.
// one token set, with three mutual exclusive tokens
TOKENS: (*Activate*,Cancel,ACK)
// three token sets, each with just one token
TOKENS: (*Activate*)(Cancel)(ACK)
0 0 no token
0 1 Activate token
1 0 Cancel token
1 1 ACK token
(a) Encoding of three mutu-
ally exclusive tokens. 2
bits for signaling and stor-
ing are enough.
0 0 0 no token
1 ? ? Activate token
? 1 ? Cancel token
? ? 1 ACK token
(b) Encoding of three non mutu-
ally exclusive tokens. 3 bits
for signaling and storing re-
quired.
Figure 4.4: Realization of the different tokens sets from Listing 4.4.
Similar to state machines in hardware design, where different
ways of encoding the current state are used, different encodings
can be used for the tokens. The most obvious implementation
for tokens is to model them just as a signal, with 0 meaning a
given token is not present, and 1 meaning it is present. In total
the width of the token bus/storage for tokens (signaling/storing
all kind of tokens) is as big as the number of tokens. But when
the tokens are mutually exclusive, the different tokens can be en-
coded as a single value (with an additional value indicating the
absence of all tokens). Then the resulting token bus/memory has
just logarithmic size. Section 4.2.4 shows the implementation of
this approach for the example token set.
The optimized encoding is not mandatory, it is still possible
(and necessary when the tokens are not mutually exclusive) to
enforce the other one-hot encoding, by defining the tokens so
that they are not in a single mutual exclusive token set, but each
token is in its own token set. The implementation for this ap-
proach in the example can be seen in Section 4.2.4.
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The generated hardware does not only need data in- and out-
puts, but also some generic control logic, namely a signaling to
start the generated hardware and some way for the datapath to
signal the end of the computation. For this purpose one and only
one token across all sets must be tagged with a “*” before its
name to declare it as start token, and exactly one with a “*” after
its name to declare it as end token. Both declarations can be on
the same token.
When the hardware is started, at all token places that belong
to data inputs a start token is created. And the other way around,
when at all output places of a global output node (one that has
no successor) an end token is present, the hardware signals that
the computation is finished.
4.2.5 Entity Selection
The Entity Selection part of the rules selects the entities that are
checked for the rule. In the same way as in the set-builder no-
tation a variable is bound to a domain (or using programming
language terms: a type) a variable name is bound to an entity
type. The entities can be nodes of the CDFG, input or output
places that belong to the nodes, or token names.
To make the writing of the rules easier, some helper entities
were defined, which are just a subset of another kind of entity.
These could have been defined with regular entities and a predi-
cate, but formulated that way they would have bloated the rules.
An example would be the helper entity MemOps, which de-
scribes all nodes of the CDFG that are a memory operation. In-
stead of using an entity of its own a definition just using the Node
would have to use an additional isMemOps() predicate.
The same applies to the parametric entity sets. The formula-
tion
{Node node|(∃ Inputs(node) input: isGlobal(input))
∧ hasToken(input, Cancel)}
=> delete(input, Cancel);
is just a short form of
{Node node|(∃ Input input: isGlobal(input) ∧
isInputOf(input, node)) ∧ hasToken(input, Cancel)}
=> delete(input, Cancel);
where the predicate isInputOf is replaced by the parametric
entity set Inputsnode in the quantifier.
4.2 tr i ad 73
Entity Semantic
Node All nodes in the generated CDFG graph.
HWOps All nodes that perform computation
(i.e. no control flow managing nodes).
MemOps All nodes that perform memory operations (i.e. reads and writes).
Input All input places (of all nodes).
Output All output places (of all nodes).
InOut All in- and output places (of all nodes).
Token All token names
Inputs(node) All input places of a certain node node.
Outputs(node) All output places of a certain node node.
Succs(node) All successor nodes of a certain node node.
Succs(output) All successor places of a certain output place output.
Preds(node) All predecessor nodes of a certain node node.
Preds(input) All (i.e. only one) predecessor places of a certain input place input.
Table 4.3: Entities in Triad. The types, which are allowed only in the
predicate, are easily identified by the fact that they are para-
metric.
These parametric entity sets require a bound variable and can
therefore not be used for the entity selection. They can only be
used in the guarded condition terms.
Table 4.3 lists all entities.
4.2.6 Guard Condition
The guard condition is a mathematical first order logic predicate.
Logic functions, like the logic and, or or not can be used, as well
as the universal and existential quantifiers and predefined pred-
icates to form boolean expressions (which trigger the actions).
Predicate evaluates to true ∶⇔
hasToken(e, tokenName) At entity e a token of type
tokenName
isSucc(node1, node2) Node node1 is direct successor of
node node2
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Predicate evaluates to true ∶⇔
isSucc(node1, node2,
edgeType)
Node node1 is direct successor of
node node2 via an edge of type
edgeType
isPred(node1, node2) Node node1 is direct predecessor of
node node2
isPred(node1, node2,
edgeType)
Node node1 is direct predecessor
of node node2 via an edge of type
edgeType
isFinished(node) Node node has finished its compu-
tation
isCycle(integer) The cycle counter has reached (ex-
actly) integer
isControlledBy(node1,
node2)
Node node1 controls Node node2
(means node1 is connected to the
select input of a multiplexer node,
which has on one of its inputs paths
node2, on the other not).
isTokenType(token,
tokenName)
Token token is of the type
tokenName.
isGlobal(io) The input io is an input from out-
side the datapath into it/the output
io is a result.
isDominator(node1,
node2)
Node node1 is a dominator of node
node2
isPostDominator(node1,
node2)
Node node1 is a post dominator of
node node2
isConnected(input,
output)
The input input is directly con-
nected to output output.
isInputOf(input, node) The input input is input of the node
node.
isOutputOf(output, node) The output output is output of the
node node.
isImmedMemoryPred( node1,
node2)
In the serialized memory chain
Node node1 is immediate predeces-
sor of node2.
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Predicate evaluates to true ∶⇔
isControlledAndTrue(
entity, node)
If entity entity is controlled by
node node and currently the con-
trolling condition selects branch
containing entity. to
isControlledAndFalse(
entity, node)
If entity entity is controlled by
node node and currently the con-
trolling condition does not select
branch containing entity.
isJoinNode(node) If node node is a joining node (i.e. it
is a multiplexer).
isConditionNode(node) If node node is a nodewhose output
is controlling control flow.
isSelectInput(input) If place input belongs to a select in-
put of a multiplexer.
isLoopInitMux(node) If node node is a multiplexer han-
dling the initialization of loop vari-
ables.
isInitInput(input) If input input is the init input for a
multiplexer node handling the ini-
tialization of loop variables.
isMemOps(node) If node node is a memory operation
isRunning(node) If node node is performing a com-
putation.
isConstant(node) If node node is a constant node.
Table 4.4: Predicates in Triad.
Table 4.4 lists the available predicates. These include function-
ality to check for kind of nodes (for example memory node,
global input or output node) or properties of a node. These prop-
erties include dynamic properties, which can only evaluated at
run-time, like if input or output places hold certain tokens, or
static properties, which can be evaluated at compile-time, like
structure properties, such as predecessor, successor nodes, or if
a node is (post-) dominated by another node.
4.2.7 Action
When the guard condition predicate evaluates to true, the listed
actions are executed. Table 4.5 gives a list of the predefined ac-
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Action function Semantic
create(e, token) creates a token of type 𝑡𝑜𝑘𝑒𝑛 at given entity place 𝑒
delete(e, token) deletes a token of type 𝑡𝑜𝑘𝑒𝑛 at given entity place 𝑒
start(node) start the operation of the node 𝑛𝑜𝑑𝑒
reset(node) resets (cancels) the operation of node 𝑛𝑜𝑑𝑒
Table 4.5: Actions in Triad.
Listing 4.5: Example rule in Triad. It checks for a certain condition be-
tween two nodes node1 and node2, and creates and deletes
tokens at them if the condition becomes true.
{ Node node1, Node node2 | ∃ Outputs(node1) output, Inputs(node2)
input:
allSuccsWithoutToken(output) ∧
hasToken(output, Activate) }
=> delete(output, Activate),
create(input, Activate);
tions that can be triggered. These actions include creation and
deletion of tokens at input and output places, as well as the start-
ing and aborting of an operation.
In the action the variables from the entity selection and from
the quantifiers can be used. The action is triggered for all pos-
sible parameter combinations, even when one of the variables
is bound in an existential quantifier where only one value eval-
uates to true. To illustrate this behavior, we take a look at the
example in Listing 4.3. Just the fact that one input from node is a
global input is enough to evaluate the predicate to true, but the
create action would be invoked for all inputs 𝑖 that would make
that predicate true.
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Listing 4.6: Example macro definition in the RULES-section of Triad.
When used, just a textual substitution places the output ar-
gument in the expanded version.
allSuccsWithoutToken(output) := ∀ Succs(output) ins:
!hasToken(ins, Activate);
4.2.8 Macros
To ease the description of the rules, a macro feature was imple-
mented for the rules section. Hence, frequently used boolean
expressions need not be repeated in all rules in which they ap-
pear. Instead, a custom predicate can be defined as a macro, and
later be reused. As it is just a convenience function for the im-
plementer, the macro facility is very simple. In the definition of
themacro othermacros can be used, but their definitionmust ap-
pear before. The formal parameters just get textually replaced by
the actual arguments. Therefore, each macro has its own names-
pace, so used variables can be arbitrarily chosen, regardless of
the used context. Listing 4.6 shows such a macro definition.
4.2.9 Simple Token Based Scheduling
Here a short minimal example for a rule set is presented, longer
examples follow in the next chapter. In the simplest case of a
token based schedule an activate token flows with the data. The
computation of an operator is startedwhen at all inputs of the op-
erator an activate token indicates the availability of a data (shown
in Figure 4.5a). Upon start the activate tokens are consumed, and
as soon as the computation of the operator is finished a new to-
ken is generated at the output place of the operator (shown in
Figure 4.5b). The Triad rules describing this behavior are shown
in Listing 4.7 (the first rule describes the start of the operation,
the second the creation of the token).
The token is then forwarded to the operators that are con-
nected to this operator’s output. In Listing 4.7 the macro defi-
nition and third rule describe this behavior. To avoid transfering
a token to an operator which has not yet started, and still has
a token waiting, the rules delay the token forwarding, until all
successor places are free to take the next token. This can lead to
serious back pressure upwards in the DFG. To handle the back
pressure at the node above the waiting node, the first rule has
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(a) When all inputs got a token, the
operation is started and the to-
kens are removed.
(b) When the operation is fin-
ished, a new token is gener-
ated at the output.
Figure 4.5: Token based scheduling with just one activate token.
to be extended, so it only starts computation, when the resulting
token space is empty. This is simply done by appending
∧!(∃ Outputs(node) output:hasToken(output, Activate))
to the guard condition of the first rule.
For pure data flow graphs this is sufficient, but if control flow
is contained in the CDFG, the required token flow is more com-
plex. What happens is that the control flow splits, and then later
joins again (in case of a loop this can also happen the other way
around, that the join appears before the split).
At first glance two solutions are possible:
1. The nodes after the split node both get an activate token and
start the computation. Later, the join node waits for all acti-
vate tokens at the input places, that is from all computation
branches, aswell as from the evaluation from the condition.
The advantage of this method is that computation on all
branches is started before the condition is evaluated, mak-
ing this speculative execution faster than the other variant
(see Figure 4.6a).
An optimization in this case would be to just wait for the
activate token from the condition and the activate token of
the actual taken branch. Depending on the latency of each
of the branches, an additional logic to dismiss the token of
the other branch can be necessary.
2. The nodes after the split nodes do not all get an activate
token, but instead wait for an activate token from the con-
dition. This means, the join node does not need to be con-
nected to the condition and just waits for an activate token
at only one of its inputs (see Figure 4.6b. The drawback is
that the computation of the branch does not start before
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Listing 4.7: Triad rules section for scheduling pure data flow with an
activate token.
RULES:
// when all inputs of an operation have a token, remove the
tokens and start the operation
{ Node node | ∀( Inputs(node) input: hasToken(input, Activate) )
}
=> start(node),
delete(input, Activate);
// when an operation is finished, create activate token at
output
{ Node node, Output o | isFinished(node) ∧ isOutputOf(o, node)}
=> create( o, Activate);
// now define the token forwarding
allPredsWithoutToken(output) := ∀ Succs(output) ins: !hasToken(
ins, Activate);
{ Node node1, Node node2 | ∃ Outputs(node1) output, Inputs(node2
) input:
allSuccsWithoutToken(output)∧
hasToken(output, Activate) }
=> delete(output, Activate),
create(input, Activate);
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warded to all nodes following a
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only forwarded to the first
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Join
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(c) Token fromunconditional oper-
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Join
cond
(d) Speculative executed memory
write can lead to wrong data.
Figure 4.6: Control flow in a very simple token flow model.
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the condition is evaluated, leading to a higher latency of
the computation.
Both methods do not work correctly in all cases. Actually
some operators are not free of side effects. The set of operators
include memory operations, which can lead to wrong compu-
tations when executed speculatively (without additional han-
dling) (shown in Figure 4.6d).
The other case has the problem that the operators in the un-
taken branch can use data from unconditional nodes. These un-
conditional operators send their activate token, but the actual
computation does not happen as the node is not starting the com-
putation, because the operation itself is in the untaken branch.
In case of a re-execution (for example because this is part of a
loop), these already present activate tokens represent the data
from the previous computation. In case the branch is now taken
and the activate token in the branch reaches the operator, it in-
stantly starts operation, because it is wrongly activated from the
already waiting activate token from the previous computation
(shown in Figure 4.6c).
In general these problems can be handled by using more to-
kens and rules. Both problems can be solved by using some kind
of cancel tokens: In the first case, they would be injected in all
input places in the untaken branch that are connected to nodes
outside the untaken branch. In the second case the memory ac-
cess would get a dependency from the condition node by insert-
ing a rule that transfers an activation token from the condition to
them. Cancel tokens flowing in the opposite direction from the
multiplexer in the branch not taken would cancel the activate to-
kens flowing downwards. Another approach could be made by
using a speculative memory system, such as Precore [181].
4.2.10 Requirements and Limitations
For the proof-of-concept implementation of Triad a number of
simplifying assumptionsweremade. First, only a singlememory
accessible by a single read/write port is modeled.
Second, the generated compiler allows only synchronous
hardware (even though the token based approach works well
with asynchronous hardware [26]) implemented in Verilog, and
the supported operators must be pipelined and conform to the
following interface: While in- and outputs can have arbitrary
names (they are specified in the Triad-file, in the HWOPS-
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Figure 4.7: Steps during generation of the compiler.
section with the signature), the signal names for the common in-
frastructure signals are fixed (CLK, RESET, CE). For the specific
modules that perform the memory access, there are a number of
additional signals, like ADDR, DATA, DATA_RE, DATA_VALID for
reading and ADDR, DATA, DATA_WE for writing. Further, each op-
erator with a variable latency needs a finished signal.
4.2.11 Implementation
The implementation of the Triad compiler does not contain
complex algorithms, as the most complex decision are done at
compile-time and not at generation-time. As a given rule poten-
tially leads to similar or same logic at different nodes it means
that a different node could actually have the identical token con-
troller. Thus, their controllers implement the same functionality
at different nodes. A possible implementation could try to enu-
merate all different token controllers that are possible and code
them into the backend.
While it would be possible to generate all possible token con-
trollers for the given rules, and just instantiate them at compile-
time, this approach has a severe drawback. Considering that
each rule selecting a generic node can be responsible (or not)
for an operator, that already means that 𝒪(2#rules) rules combi-
nations are possible. This number is also the theoretically reach-
able upper bound for different token controller types. As this is
too much to generate beforehand, the generation is delayed to
compile-time, when only the actually necessary token controller
get generated.
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Figure 4.7 shows the internal flow for Triad. First, the Triad file
is read by an ANTLR [147] built parser, and basic syntax and
sanity checking is done.
Next the code for the wrapping and instantiation code for the
operator modules is generated and added to the hardScale com-
piler.
Afterwards, the code for the generation of the token controller
from the rules is emitted and finally the code which is necessary
to build the data path from the scale internal representation is
generated.
The generated wrappers simply embed the original operators
and a generic token controller module, whose functionality is
generated later at compile-time. Listing 4.8 shows such a wrap-
per and Listing 4.9 shows the generated Java code for the instan-
tiation and bookkeeping.
The code generation is either done by writing the complete
code out, or by reading some template .java/.v files and insert-
ing the required missing functionality. The hardScale compiler is
already modified, so that functionality, that does not differ with
different backends, is already pre-implemented in its own base
classes. Newly generated Java files are copied into the source tree
and extend those base classes and override and/or implement
backend specific functionality, so that even without or with bro-
ken code generation the rest of the hardScale compiler would be
runnable.
Details of the generated code are in explained in the next sec-
tion.
4.3 generated hardscal e backend
Similar to other systems (for example, gcc uses a such an ap-
proach where back ends are generated from a machine descrip-
tion file), just the backend is generated, and front and mid-
dle ends are reused. The compiler used was hardScale from Sec-
tion 3.4.1.
The generated backend gets invoked from hardScale for each
region that was selected for hardware generation. Besides the
manual partitioning with pragmas (see example in Listing 4.10)
and later test bench generation, no other capabilities from hard-
Scalewere used.
Listing 4.12 shows the pseudo code for the hardware gener-
ation. At the beginning the Scale CFG (named Scribble) in SSA
is translated into a CDFG. The SSA forms allow an easy transla-
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Listing 4.8: Example of generated wrapper for a Verilog add module
(excerpt).
module add_Triad_Wrapper #(parameter
WA = 32,
WB = 32,
WR = 32,
TOKEN_CONTROLLER_LOGIC = 0,
TOKEN_SIGNAL_IN_WIDTH = 1,
TOKEN_SIGNAL_OUT_WIDTH = 1
)(
input wire [(WA-1):0] A,
input wire [(WB-1):0] B,
output wire [(WR-1):0] R,
input wire RESET,
input wire CLK,
input wire CE,
input wire [(TOKEN_SIGNAL_IN_WIDTH-1):0]
TOKEN_SIGNALS_IN,
output wire [(TOKEN_SIGNAL_OUT_WIDTH-1):0]
TOKEN_SIGNALS_OUT
);
add #(
.WA(WA),
.WB(WA),
.WR(WA)
) original_module (
.A(A),
.B(B),
.R(R),
.RESET(RESET),
.CLK(CLK),
.CE(CE)
);
TokenControlLogic #(
.VARIANT(TOKEN_CONTROLLER_LOGIC),
.IN_WIDTH(TOKEN_SIGNAL_IN_WIDTH),
.OUT_WIDTH(TOKEN_SIGNAL_OUT_WIDTH)
) tcl (
.TOKEN_SIGNALS_IN(TOKEN_SIGNALS_IN),
.TOKEN_SIGNALS_OUT(TOKEN_SIGNALS_OUT)
);
endmodule
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Listing 4.9: Generated Java code for instantiation of an addmodule.
/**
* Template file for the Scale compiler, that gets modified by Triad backend
generator.
*
* @author Florian Stock
* @author Triad-Generator
*
* Used Parameters are referenced via %N\textdollar\ style where N referes to the
Nth argument,
* all types are Strings (i.e. the conversion must be "%Ns" (just one percent, two
are here needed for escape ;-)).
* This template is instantiated with the following parameters:
* 1 Name of the hardware operation
* 2 Constructor Code
* 3 Other methods/members
*/
package triad;
class HardwareOperation_add extends DataFlowOperation {
private static int runningID = 1;
/**
* Creates new Instance of this hardware operation, and the name
* for it is generated from the operation name and a running number.
*/
HardwareOperation_add() {
this(”add_”+String.format(”%05d”,runningID++));
}
HardwareOperation_add(String name) {
super(name,”add”);
createInputPort(”A”);
createInputPort(”B”);
createOutputPort(”R”);
latency = 1;
latencyVariable = false;
}
static public int getCount() {
return runningID-1;
}
public String verilogInstantiation() {
StringBuilder result = new StringBuilder();
result.append(”add_Triad_Wrapper ”);
result.append(getName());
result.append(” (\n”);
result.append(getVerilogInstantiationParameters());
result.append(”\n) ;\n”);
return result.toString();
}
}
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Listing 4.10: Example for selecting C code in a program for HLS. Ev-
erything between both pragmas is selected.
#include <stdlib.h>
int main() {
int a = 0xaffe;
int b = 0xdead;
int rnd = random();
int result;
#pragma hardware on
rnd = rnd % 4;
switch (rnd + 1) {
case 0: result = a+b;
break;
case 1: result = a-b;
break;
case 2: result = a;
break;
case 5: result = b;
break;
}
#pragma hardware off
return result;
}
4.3 generated hardscal e backend 87
N241:
Begin
N271:
Expr
N282:
Expr
N269:
&result#s_0
N270:
result
N285:
Expr
N280:
&a#s_1
N281:
a
N288:
Expr
N283:
&b#s_2
N284:
b
N219:
Expr
N286:
&rnd#s_3
N287:
rnd
N223:
Switch
N215:
&rnd#s_4
N218:
%
N279:
PhiExpr
N239:
Expr
N236:
Expr
N233:
Expr
N228:
Expr
N222:
+
N249:
Expr
N278:
&result#s_9
N277:
phi
N243:
Return
N247:
&->result
N248:
result#s_9
N246:
&_hw2
N276:
result#s_8
N275:
result#s_7
N274:
result#s_6
N273:
result#s_5
N272:
result#s_0
N237:
&result#s_8
N238:
b#s_2
N234:
&result#s_7
N235:
a#s_1
N229:
&result#s_6
N232:
-
N231:
b#s_2
N230:
a#s_1
N224:
&result#s_5
N227:
+
N226:
b#s_2
N225:
a#s_1
N221:
1
N220:
rnd#s_4
N217:
4
N216:
rnd#s_3
Figure 4.8: Internal Scale representation Scribble (CFG) of the program
from Listing 4.10.
tion of the data flow part, as each piece of data has exactly one
definition. In Figure 4.8 the CFG representing the program from
Listing 4.10 can be seen.
The first step of the translation is the identification of the loops.
These are independently handled by the process in reverse topo-
logical order. This assures that inner loops are handled before
an outer loop.
Each loop is translated as a standalone datapath, using a vir-
tual operation to represent inner loops in an outer loop contain-
ing them. The translation of the nodes itself is done with a vis-
itor pattern. While the loop identification and generation code
does not change with the generated compiler, the actual visitor
code is generated by Triad and overrides a base class visitor. List-
ing 4.11 shows parts of such a visitor, handling an add operation.
As a Scale CFG expression can be represented by different hard-
ware modules (for example an addition could be implemented in
hardware using a float adder or an integer adder), the visitor de-
termines first, depending on the used data types and definitions
from the Triad file, which module should be used, and delegates
it to the appropriate handler.
If the CFG node is not a computation node, but describes
branching or joining control flow, the base class takes care of it
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Listing 4.11: Excerpt from the Triad generated visitor. The parts shown
belong to the translation of an expression node, describing
an addition.
@Override
public void visitAdditionExpr(AdditionExpr expr) {
int handledBy = 0;
if (alreadyTranslated.containsKey(expr))
return;
if (isHandledByHWOp_addfloat(expr)) {
handledBy++;
handleHWOp_addfloat(expr);
}
if (isHandledByHWOp_add(expr)) {
handledBy++;
handleHWOp_add(expr);
}
if (handledBy > 1) {
System.err.println(”Warning: Expr ” + expr + ” handled by more than
one visitor handlers”);
}
if (handledBy == 0) {
System.err.println(”Warning: Expr ” + expr + ” not handled by a
visitor handler”);
}
}
private boolean isHandledByHWOp_add(AdditionExpr expr) {
if (((expr.getCoreType().isIntegerType())
&& (( ((AtomicType)expr.getCoreType()).bitSize() == 1)
|| ( ((AtomicType)expr.getCoreType()).bitSize() == 2)
[...]
|| ( ((AtomicType)expr.getCoreType()).bitSize() == 64)))) {
return true;
}
return false;
}
private boolean isHandledByHWOp_addfloat(AdditionExpr expr) {
if (((expr.getCoreType().isFloatType())
&& (( ((AtomicType)expr.getCoreType()).bitSize() == 32)
|| ( ((AtomicType)expr.getCoreType()).bitSize() == 64)))) {
return true;
}
return false;
}
private void handleHWOp_add(AdditionExpr expr) {
HardwareOperation_add op = new HardwareOperation_add();
currentDP.subDatapath.addVertex(op);
alreadyTranslated.put(expr, op.getSingleOutputPort());
//set operator width
op.setWidth(((AtomicType)expr.getCoreType()).bitSize());
//visit the operands
Expr [] operands = expr.getOperandArray();
// treat input ports in the order they are defined in the triad config
Expr opExpr = null;
IOPort subOp = null;
opExpr = expr.getOperand(0);
opExpr.visit(this);
subOp = alreadyTranslated.get(opExpr);
op.connectInputPort(subOp, ”A”);
addEdgeToSubDatapath(currentDP.getDatapath(), subOp.op, op);
opExpr = expr.getOperand(1);
opExpr.visit(this);
subOp = alreadyTranslated.get(opExpr);
op.connectInputPort(subOp, ”B”);
addEdgeToSubDatapath(currentDP.getDatapath(), subOp.op, op);
}
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Figure 4.9: Internal CDFG representation after transforming the graph
from Figure 4.8 into the IR of the generated backend.
and handles it (mostly these are 𝜙 expressions representing a
join, which get translated into multiplexers). A map containing
the already translated nodes is kept, to insert connectivity be-
tween the currently translated node and those previously trans-
lated nodes. In a few cases it can happen that nodes refer to
yet untranslated nodes (for example this can happen in circular
dependencies). Such cases are handled by inserting temporary
dummy nodes. These dummy nodes get replaced in a later step
by the actual translation of their nodes.
The complete transformation from CFG to CDFG of the pro-
gram example from Listing 4.10 can be seen in Figures 4.8
and 4.9.
COMRADE 2.0 introduced memory edges to handle mem-
ory dependencies. These are modeled in COCOMA by insert-
ing memory edges in program order at memory nodes (loads
and stores). Thus, waiting for a token via a memory edge serial-
izes the accesses (at most one at a time) and enforces the correct
order of the memory accesses. A similar mechanism is imple-
mented in Triad: The memory nodes are enumerated in program
order. Predicates, which refer to the numbers, can be used in the
rules and can so model these memory edges.
The next step that must be performed is the token controller
generation from the rules. A token controller, shown as example
in Figure 4.10, is located at each operator/hardware module; it
starts the computation and signals the token flow. The token con-
troller contains the storage for the tokens (encoded according to
Section 4.2.4 with one-hot-encoding, binary-encoding, or a com-
bination of both) called Token Space Register, (TSR). The number
of places depends on the operation and the rules: for each input
and for the outputs of the operation (i.e. most commonly three)
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Listing 4.12: Pseudocode for the hardware generation in the backend.
Procedure Hardware Generation:
begin
foreach CFG Subgraph 𝑐 selected for hardware:
4 TranslateScribble(𝑐)
SerializeMemoryAccesses()
GenerateTokenController()
OutputVerilogFiles()
end
9
Procedure TranslateScribble:
input: ScribbleCFG 𝑐
output: CDFG 𝐶
14 begin
Identify loops 𝐿
Sort 𝐿 topologically (inside to outside)
foreach loop l ∈ 𝐿:
Build sub-CDFG 𝑠𝑙 for 𝑙
19 Visit(BeginNode(𝑙))
fix forward references
Combine all 𝑠𝑙 in to one big CDFG 𝐶
end
24
Procedure Visit:
input: Chord 𝑠 (= Scribble node)
begin
29 if 𝑠 is a general computation
Generate new hw ops node for CDFG according to hwops
section
else
Generate node specific CDFG (phi node insert mux)
Add 𝑠 to 𝑎𝑙𝑟𝑒𝑎𝑑𝑦𝑇𝑟𝑎𝑛𝑠𝑙𝑎𝑡𝑒𝑑𝑁𝑜𝑑𝑒𝑠(𝑠, new CDFG node) map
34 Visit(Children(𝑛))
ConnectToChildren(𝑛)
end
39 Procedure SerializeMemoryAccesses:
begin
Enumerate All Memory Mem accesses in program order
end
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Figure 4.11: Very simple datapath.
a token place is allocated (when necessary). Another token place
can be allocated for the node itself. This allows the node to have
a state independent from its in- and outputs. Up to four actions
can be triggered at each token controller by the Token Control
Logic (TCL): creating a token, deleting a token, starting an oper-
ation and aborting an operation. All token signals are accessible
from the outside. Thus, reading is a passive ability that requires
no logic from the token controller. The other actions depend on
some boolean functions, which combine different signals from
different modules. In the process of the rules translation these
terms are collected in sets, called action sets, which generate the
input for the token memories and hardware module control sig-
nals.
This entire generation is the most complex step, and is shown
as pseudo code in Listing 4.13, and illustrated with an example.
Figure 4.11 contains the most simple datapath possible, con-
sisting of an add function (called add1), two global input opera-
92 c -to -hdl -comp i l er generator tr i ad
tors (called i1 and i2), and one global output operator (called
o1). As notation, the action sets for a node 𝑛 belonging to action
𝑎 are called 𝐴(𝑛, 𝑎), and the (jth) input/output place are for a
node 𝑛 is called 𝑝(𝑛, 𝐼𝑗)/𝑝(𝑛,𝑂𝑗).
To keep the example small, the focus is on the add1 operator.
All three parts of a rule 𝑟, the entity selection 𝐸𝑟, the guard
condition 𝐶𝑟 and the actions 𝐴𝑟 are used in this step. First, a
set 𝑆 containing the Cartesian product of all selected entities is
computed. With a CFG as input, containing thousands of nodes,
the resulting set size can become very large (Chapter 5 contains
some statistics regarding this). Therefore, the entity subsets in
𝐸𝑟 were introduced, reducing the size of the sets.
In the example, building the set 𝑆 containing all elements of
the Cartesian products for the first rule is quite easy. It is just
one entity set, namely Node, that is selected in the entity selection
part of the rule. So the elements in 𝑆 are 1-tuple, and 𝑆 = {add1,
i1, i2, o1}.
Secondly, for each tuple in this set, the guard condition 𝐶𝑟 is
checked. The structural predicates (such as isPred) can be eval-
uated at compile-time, which means, that the variables from the
tuple and from the quantifiers can be replaced by their boolean
true/false value in the conditions. Should the rule evaluate at
compile-time to a constantly false value, the rule does not apply
to the node, and is ignored. If the condition is constant true, the
actions from𝐴𝑟 are added to the relevant nodes action set. In case
the condition is not constant, it has to contain a dynamic predi-
cate, that must be evaluated at run-time (such as hasToken). The
remaining logic term is added to the action set of the relevant
node, and the process is repeated for all rules.
The results for the example can be seen in Table 4.6
As it can be seen clearly all the predicates in the guard condi-
tion do not evaluate to constant values, and so the complete term
must be a run-time predicate, and therefore the term is added to
the action set:
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Listing 4.13: Pseudocode for the token controller generation from
rules.
Procedure GenerateTokenController:
2 input: CDFG 𝐶, Rules 𝑅
begin
foreach node 𝑛 of 𝐶:
foreach action 𝑎:
action set 𝑠(𝑛, 𝑎) ← ∅
7 foreach rule 𝑟 ∈ 𝑅:
EntitySet 𝑆 ← ∅
// build Cartesian product
foreach entity 𝑒 ∈ entity selection term 𝐸𝑟 from 𝑟:
if (𝑆 == ∅)
12 𝑆 ← 𝑒
else
𝑆𝑜𝑙𝑑 ← 𝑆
𝑆 ← ∅
for each 𝑡 ∈ 𝑆𝑜𝑙𝑑:
17 for each element 𝑓 ∈ 𝑒:
𝑆 ← 𝑆 ∪ (𝑡, 𝑓 )
// building rule for each entity tuple
foreach entity tuple 𝑓 ∈ 𝑆:
Evaluate compile-time/generation-time predicates from
guard condition 𝐶𝑟
22 if (𝐶𝑟 not constant false)
foreach action 𝐴𝑟 in rule:
add to action set 𝑠(𝑥,𝐴𝑟) signals checking dynamic
condition
foreach node 𝑛 of 𝐶:
27 foreach action 𝑎:
check action set 𝑠(𝑛, 𝑎) for conflicting rules
check if action sets for 𝑐𝑟𝑒𝑎𝑡𝑒 and 𝑑𝑒𝑙𝑒𝑡𝑒 are both
empty
or both non-empty
// determine token space for 𝑛
32 for each possible token place 𝑝
determine number of token types in
delete/create action set for 𝑛, 𝑝
cache existing controller types
output token controller
37 end
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𝑒 ∈ 𝑆 unevaluated guard
condition(𝑒)
compile-time evaluated guard
condition(𝑒)
add1 hasToken(𝑝(add1, 𝐼1),Activate)
∧hasToken(𝑝(add1, 𝐼2),Activate)
hasToken(𝑝(add1, 𝐼1),Activate)
∧hasToken(𝑝(add1, 𝐼2),Activate)
i1 … …
i2 … …
o1 … …
Table 4.6: Elements selected by entity selection, the guard condition
applied to them, and evaluated at compile-time. No guard
condition evaluates at compile-time to a constant value.
𝐴(add1, 𝑠𝑡𝑎𝑟𝑡) ={hasToken(𝑝(add1, 𝐼1),Activate)
∧ hasToken(𝑝(add1, 𝐼2),Activate)}
𝐴(add1, 𝑑𝑒𝑙𝑒𝑡𝑒(𝑝(add1, 𝐼1),Activate)) =
{hasToken(𝑝(add1, 𝐼1),Activate)
∧ hasToken(𝑝(add1, 𝐼2),Activate)}
𝐴(add1, 𝑑𝑒𝑙𝑒𝑡𝑒(𝑝(add1, 𝐼2),Activate)) =
{hasToken(𝑝(add1, 𝐼1),Activate)
∧ hasToken(𝑝(add1, 𝐼2),Activate)}
As already mentioned, the sets for i1,i2 and o1 are omitted
for clarity. Now the second rule is handled, therefore the set con-
taining the Cartesian product of the sets selected with the entity
selection part of the rule is built: First, the set 𝑆 is initialized to the
empty set, and gets assigned all elements of the Node entity set in
the first pass, similar to the processing of the first rule, resulting
in 𝑆 = {add1, i1, i2, o1}.
As there is another entity set 𝐸′ in the entity selection this time,
it is 𝑆𝑜𝑙𝑑 = 𝑆 assigned, and 𝑆 = ∅ again. Now for each element
𝑠 ∈ 𝑆𝑜𝑙𝑑 all tuples (𝑠, 𝑒) 𝑒 ∈ 𝐸′ are entered into 𝑆, generating the
Cartesian product 𝑆 × 𝐸′ resulting in the set shown in Table 4.7.
As can be clearly seen the set 𝑆 grows in the power of the num-
ber of elements of the entity selection. Keeping it small reduces
the memory footprint and the runtime of the compiler.
The application of the condition gives Table 4.8.
The resulting term is added to the action set:
𝐴(add1, 𝑐𝑟𝑒𝑎𝑡𝑒(𝑝(add1, 𝑂1),Activate)) = {isFinished(add1 )}
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𝑆 = { (add1, 𝑝(add1, 𝑂1), (add1, 𝑝(i1, 𝑂1)), (add1, 𝑝(i2, 𝑂1)),
(add1, 𝑝(o1, 𝑂1)), (i1, 𝑝(add1, 𝑂1), (i1, 𝑝(i1, 𝑂1)),
(i1, 𝑝(i2, 𝑂1)), (i1, 𝑝(o1, 𝑂1)), (i2, 𝑝(add1, 𝑂1),
(i2, 𝑝(i1, 𝑂1)), (i2, 𝑝(i2, 𝑂1)), (i2, 𝑝(o1, 𝑂1)),
(o1, 𝑝(add1, 𝑂1), (o1, 𝑝(i1, 𝑂1)), (o1, 𝑝(i2, 𝑂1)),
(o1, 𝑝(o1, 𝑂1)), }
Table 4.7: Generation of the Cartesian Product of the by entity selection
selected sets.
𝑒 ∈ 𝑆 guard condition(𝑒) compile-time eval-
uated condition(𝑒)
(add1, 𝑝(add1, 𝑂1)) isOutputOf(𝑝(add1, 𝑂1))
∧ isFinished(add1)
isFinished(add1)
(add1, 𝑝(i1, 𝑂1)) isOutputOf(𝑝(i1, 𝑂1)) ∧
isFinished(add1)
false
(add1, 𝑝(i2, 𝑂1)) isOutputOf(𝑝(i2, 𝑂1)) ∧
isFinished(add1)
false
(add1, 𝑝(o1, 𝑂1)) isOutputOf(𝑝(o1, 𝑂1)) ∧
isFinished(add1)
false
(i1, …) … …
(i2, …) … …
(o1, …) … …
Table 4.8: Elements selected by entity selection, the guard condition ap-
plied to them, and evaluated at compile-time. Some of them
evaluate at compile-time to a constant false and have no fur-
ther impact.
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Except one all, of these evaluations (when just observing the
add1 node) are constantly false at compile-time, and can be dis-
carded. At the end, one additional term is added to an action set
of add1. For the sake of brevity, the last rule is skipped.
Afterwards, a compile-time check is performed on the gener-
ated action sets: It is checked if creation and deletion of tokens
match (i.e. must be different conditions deleting and creating a
token of the same type). When the check is passed, the token
space is determined (that is, it is checked which tokens are ac-
tually used at the action sets of a node). Each exclusive token
set gets its own register, so for each set of mutually exclusive to-
kens, only one can be present, but tokens in different sets can be
present at the same time.
This example is small, each of the resulting action sets has just
one term, and the create and delete action are not triggered on
the same terms. The terms of creation and deletion can, even
when different, still both evaluate at run-time to true, but this
is not detected at compile-time.
Additionally a check is performed if create and delete action
are both non-empty (or both empty). Should only one of the two
be empty, an error is thrown. In this example this would hap-
pen, as it is incomplete: the third rule was not evaluated, and
the output place has nothing to trigger a delete action, and the
input place has no create action. With the third rule this prob-
lem is solved, and the token spaces would be determined: In this
case, the output and the inputs have a place for one token, which
would result in three token places with one bit of storage each.
In the hardware generation process the terms of an action set
get or’-ed together and become the input to the token memo-
ries/hardware module (the combination of create and delete sig-
nals is done with valuenew = (create ∨ valueold) ∧ delete). When
the binary encoding is used, additional logic is necessary: re-
quired en- and decoders are added.
Once the logic for a token controller is built, it is checked if
the same token controller has already been built before, and if
not, it is stored with a new identifier (actually just an increasing
number) for its output. If it already existed, the newly created is
discarded, and just the identifier is used. Two token controllers
are considered to be the same if they have the same logic (i.e. the
token sets have the same boolean terms); the connectivity of the
logic (i.e. towhich signals the boolean term inputs are connected
to) is not relevant.
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Also each node gets a custom start/finish logic when the node
is not a variable latency operator. As other operators start one
operation every cycle, no start and finishing signaling required,
and the compiler uses a shift register of a length of the given
latency of the operator to keep track of input data.
Finally, the generated token controllers are emitted as Verilog
code into one module, which get selected via a type parameter
instantiated by the hardware wrapper module of the operators.
Figure 4.10 shows the block diagram of such a module with its
token controller.

5
EVALUAT ION
True genius resides in the capacity for
evaluation of uncertain, hazardous, and
conflicting information.
WINSTON CHURCH I L L,
Politician
Section 4.2.9 already gave a small example rule set for a sim-
ple token flow model and as already described there, one token
is not enough to handle control flow, but far more and complex
rules are required. Originally motivated by the COCOMA token
flow, the implementation of rules resembling those micro archi-
tecture, was the main focus. So as first part of the evaluation the
implementation of COCOMA-style controllers is presented and
tested with several examples from a benchmark suite.
The aim of the complete environment around Triadwas not to
have a C-to-HDL compiler that can compete with others, but to
have a compiler, that allows easy exploration of different com-
piler variants. Of course it is hard to come up with a metric for
easy. To perform some exploration some variants are generated,
the necessary changes in theTriadfile is given. The resulting com-
pilers are tested with the same examples and compared to the
result of the base compiler.
A detailed evaluation of the run-time behavior of the compil-
ers was omitted. The execution time of both compilers (Triad and
hardScale) were negligible. Triad needs less than 10 seconds to
generate a new compiler. More impact has the used java com-
piler, as the generated backend must be compiled into a new
hardScale. But even this takes less than a minute. The execution
time of hardScale is for bigger examples tenth of seconds, still
an insignificant amount considering the time the synthesis re-
quires.
5.1 imp l ementat ion of cocoma - ba s ed rule s e t
COCOMA used two types of tokens, activate tokens (AT) to ac-
tivate operations, and cancel tokens (CT) to remove activate to-
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Figure 5.1: Legend for graphical COCOMA token flow rules in Fig-
ure 5.2 (from [67])
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Figure 5.2: Graphical COCOMA token flow rules (from [67])
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kens from misspeculated branches. These CT flow in opposite
direction of the AT and when they meet they cancel each other
out. To avoid dead locks, handling of all special cases, and cor-
rect serialization of memory dependencies, several extra annota-
tions to the CMDFG were introduced, namely: nCT (no cancel
token), nAT (no activate token), alwAct (always activate), atOn-
Cancel (creates activate when source node is canceled). Further,
several additional node types were introduced to handle flow of
tokens along the control edges (mf memory forward node, all
a node that behaves like a boolean and for tokens, any a node
that behaves like a boolean or for tokens, and and always node
that generates every cycle an AT). These were necessary as the
control edges were used also for purposes different than control
flow (like the memory serialization).
Figures 5.1 and 5.2 are taken from [67] and give an overview
of the token flow in COCOMA. The different rules describe the
behavior of the tokens at different nodes or under different con-
ditions. Explaining all of the rules is out of scope of this thesis.
To illustrate the behavior of the controller, some of the more im-
portant rules are described.
For example, Figure 5.2(a) describes that an operation starts,
when both inputs have an AT. When doing so, the AT at the
inputs get removed and one AT is created at the output. Fig-
ure 5.2(b) describes that when an operator receives at its output
aCT it cancels an existingAT at the input. TheCT gets forwarded
to the inputs were no AT was waiting. A more complex case is
shown in Figure 5.2(c). It is hardware generated from an SSA 𝜙
node, where node c contains the condition, that decides which
of the parameters (𝑎 or 𝑏) gets selected. An AT along the control
edge decides which of the inputs is taken, and when the corre-
sponding input gets an AT it gets forwarded to the output and
at the not selected input is an CT injected.
The implementation of the rules can be seen in Appendix D,
with comments indicating which COCOMA-rule they refer to,
when possible. One remarkable point is that the Triad rule set
uses more than two tokens. One of COCOMAs node type can
have an internal state, which is easily modeled by an additional
token, just at this node. The other token is introduced, because
COCOMA uses the control edges for almost anything, except
data flow. The result is that different aspects interfere. To reduce
the problems (andmaking the rules a little bit easier) a token for
thememory serializationwas added, instead tomodel it withAT
along control edges (which therefore need special annotations
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Figure 5.3: Memory requirements for the testcases.
to handle special cases). A further iteration of the rules could
remove even more of this behavior.
5.2 t e stca s e s and env i ronment
For testingpurposes a benchmark suitewas utilized.CHStone[85,
86] is a HLS-suite, and is specifically aimed to test HLS compiler.
The function that is supposed to be implemented in hardware
has to be manually identified. It was chosen so that it included
the topmost function excluding the test frame added from CH-
Stone.
Table 5.1 gives an overview of the testcases in the benchmark
suite used together with their source code characteristics. It
shows that the testcases in the benchmark suite try to covermany
different programs: Some have many branches compared to the
computations, some are almost sequential, some have few loops,
and some many.
The hardware operator library was a stripped down version
of the modlib library from Section 3.3.3 utilized for these tests.
Stripped downmeans, in this case, that the token handling logic,
originally added for COMRADE 2.0 to the library, was removed
again. The hardScale compilerwill automatically generate its own
token handling logic to the operators.
Thememory footprint of the benchmarks is small enough (see
Figure 5.3), that a simple local memory instantiated in Block
RAMS on the FPGA device was sufficient to hold all data. This
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Testcase LUTs FF DSPs BRAMs Clock Cycles
adpcm 24755 21380 145 12 150 50812
aes 7472 4312 0 11 125 10784
blowfish 4560 2533 0 27 125 453756
dfadd 3495 3037 0 0 175 1694
dfdiv 7199 5312 61 2 150 3014
dfmul 2311 1127 17 0 125 538
dfsin 20484 12270 90 5 125 59556
gsm 8468 6687 56 14 125 13916
jpeg 33429 17466 15 81 125 2667620
mips 2638 1021 8 5 125 17602
motion 2387 1853 0 4 175 15098
sha 5328 3760 0 15 150 389894
Table 5.2: Synthesis results for the CHStone testcases.
common practice for HLS benchmarking removes any influence
of the memory system and focuses on the generated datapath.
For functional verification of the generated hardware it was
synthesized and placed & routed with Xilinx Vivado 17.4 on a
Virtex 7 VX690T FPGA. As Vivado tries to reach the target fre-
quency and not the highest possible, the synthesis runs were re-
peated with different target frequencies with a stepping of 25
MHz, until the highest possible frequency 𝑓max was found. To
measure the run-time, the testbench counts the cycles from is-
suing the start signal, until the hardware signals the end of the
computation. Product of both, 𝑓max and cycles, would be the total
execution time.
5.3 synthe s i s r e sult s
Table 5.2 gives the result of the synthesis for the rules set from
Appendix D.1. The numbers are not very good; for example, a
comparisonwithNymble-ST from [95] shows that hardScale hard-
ware is on average 4.29 times slower than Nymble-STs (for the
CHStone testcases).
On one hand thememory system is responsible for this.While
hardScale already uses a very simple system, Nymble-ST uses an
even more simplified, non-synthesizable, memory system. This
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Figure 5.4: Standard COCOMA token flowwith dynamic cancel tokens
compared to static cancel token waiting at the multiplexer.
Run-time did not change.
not only allows an access to complete in one cycle, but also an
infinite number of parallel accesses.
On the other hand the token based approach suffers in its cur-
rent implementation from the bubble1 problem: After an operator
has finished its computation, the creation and forwarding of the
token requires one additional cycle, in which the next operator
is idling.
5.4 token model var iant s
One advantage of the approach proposed in this thesis, is that
different variants can be easily explored. After having shown a
very simple data flow model (that does not allow memory ac-
cesses in branches) in Section 4.2.9 and the regular COCOMA
implementation discussed in 5.1, one further variants is easily
implemented using Triad.
In a conventionally developed HLS system, many weeks
would be required from reasoning about the new control scheme
to having a functional HLS system implementing that scheme.
With some changes of the rules (see Appendix D.2), the to-
ken flow behavior is changed. For the Pegasus compiler [26] it
is the regular behavior, and COMRADE 2.0 used it later also as
optional variant. [67] introduced an alternative to the standard
1 The term comes from token models where the token are considered to flow
down, while the empty space float upwards, similar to a bubble in the water
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Figure 5.5: Comparison of required resources from data path with and
without token logic.
COCOMA token flow. Here, the CT do not flow dynamically in
opposite direction of the AT, but instead wait statically at the
multiplexer inputs.
The results, visualized in Figure 5.4, show very clear that the
static token model is better. While having no impact on the ex-
ecution time, it requires on average 8% less LUTs and 11% less
FFs. These numbers back up the results from Gädke, who also
came to the conclusion that the static approach is superior to the
dynamic.
5.5 op t im i zat ion
One main disadvantage with the tokens, is the additional logic
that is required at each operator. A synthesis run of the data path,
just with the operators, but without any token logic, shows an
average overhead of 27 % (see Figure 5.5) for the token logic.
One way to reduce the overhead is to make the token logic not
only responsible for one operator, but instead to multiple opera-
tors. In the CDFG from which the hardware is build, subgraphs
can be created that consist only of data flow with operators that
have constant latency. All of the operators inside can be statically
scheduled, and are treated as a single virtual operator. This re-
gion of the graph now gets only one instance of the token logic
and the overall overhead is reduced.
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Figure 5.6: Reducing the token logic induced logic overhead by treat-
ing subgraphs as virtual operators.
Finding the subgraphs is simple. A greedy algorithm, travers-
ing the graph finds all of them. Figure 5.6 shows an example of
such an optimization.
The result of the optimization is shown in Figure 5.6. Com-
pared to the CDFG without the optimization, the new version
requires (on average) 21 % less LUTs and 14 % less FFs, while
the number of DSPs and BRAMs did not change.
6
SUMMARY AND FUTURE WORK
I didn’t have time to write a short letter,
so I write a long one instead.
MARK TWA IN, Writer
In this work, in Section 3.2 and Appendix B, a broad survey of
all existing C-to-HDL compiler was presented together with an
introduction to the basic concepts of those (in Chapter 2). Due
to the sheer number of compilers (quantity over quality) only
COMRADE (and its predecessors) was discussed in greater de-
tail in Section 3.3. COMRADE was chosen as it is one of the few
compilers that generates hardware which is dynamically sched-
uled.
Suffering from poor comparability, as each compiler is differ-
ent in almost every aspect (that is in their underlying generated
micro architecture, their scheduling method, their applied op-
timizations, their execution model, their target hardware, and
their input language restrictions and extensions) and from the
problems experienced when working with COMRADE, the im-
plementation of Triadwas proposed in Chapter 4. It should allow
for easy exploration and comparison of token based dynamically
scheduled datapaths.
Triad generates a hardware generation backend for the Scale
compiler framework. The generated backend uses a schedul-
ing method that is inferred from a mathematical set of rules
parsed by Triad. With the description of the implementation in
Sections 4.2 and 4.3 a small example for the rule set was pre-
sented.
In the evaluation in Chapter 5 the results for a set of standard
benchmarks were given. While not particularly fast, the gener-
ated hardware was more than four times slower compared to
hardware from other compilers, it showed its flexibility. After
implementing a complex token based schedulingmethod for the
first test, it was very easy to explore different a variant. With
small changes in the rules, it was easily possible to compare both
versions and identifying the variant that requires up to 11 % less
hardware resources.
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In Section 5.5 an optimization to the generated datapath was
presented. It reduces the required hardware resources by up to
21 % by reducing the number of required control logic.
Possible future work can be divided into two different aspects:
One deals with possible improvements that increase the flexibil-
ity of the Triad even more, by allowing for more variation in the
generated hardware. Especially interesting would be support of
a (or more than one) pure static scheduling mechanism.
As the generated hardware is not as fast as others, the other
aspect covers the speed of the generated hardware. Triad could
include further optimizations, which already exist in other hard-
ware generation compilers. For example, COMRADE 2.0 con-
tains queues at the in- and outputs, which reduce the back pres-
sure and allow faster execution at the expense of more hardware
resources. Software service calls are another feature not yet sup-
ported (and one which COMRADE 1.0 already had).
One way to improve the datapath is to use operator chain-
ing: Small operators in sequence can be connected combinational
without registers between them. Lenient execution, that is start-
ing an operation when the input is only partially available (like
one boolean false value as adder input), could also improve the
speed of the generated hardware.
Another part which could be improved, is the usage of the
memory backend. While different memory backends can be
used, as long as they support a read and write module, the gen-
erated compiler always serializes the accesses and allows only a
single memory access at the same time (while the used BRAM
based local memory is dual ported and would already support
two at the same time).
Finally, the whole system could be improved when more ad-
vanced checks of rules would be implemented (for example try-
ing to proof that the token flow is dead lock free).
Concluding, it can be summarized that the Triad compiler can
be used to generate hardware compilers from a formal rule set.
While the resulting hardware is not the fastest, the Triad environ-
ment is far more flexible than traditional C-to-HDL compilers
and allows for a higher abstraction level when dealing with to-
ken based micro architectures for scheduling.
A
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Definition 1 (Basic Blocks)
A Basic Block (BB) is a sequence of program statements without
branches within the statements – at most one branch as last statement in
the block is allowed. The sequence of program statements may be empty.
Definition 2 (Control Flow Frame)
AControl Flow Frame (CFF) is a 5-tuple (𝑁, 𝐸, 𝑐𝑜𝑛𝑑, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), with
• 𝑁, 𝐸 two finite sets, describing a directed connected graph 𝐺 =
(𝑁, 𝐸) where𝑁 is the node set and 𝐸 ⊆ 𝑁 ×𝑁 the edge relation,
• a condition function 𝑐𝑜𝑛𝑑 ∶ 𝐸 → Z∪ {𝜖},
• a start node 𝑠𝑡𝑎𝑟𝑡 ∈ 𝑁, with the property that every node 𝑛 ∈ 𝑁
is reachable from 𝑠𝑡𝑎𝑟𝑡, and
• an end node 𝑒𝑛𝑑 ∈ 𝑁, with the property that 𝑒𝑛𝑑 is reachable
from every node 𝑛 ∈ 𝑁.
Definition 3 (Control Flow Graph)
A control flow graph 𝐶 is a triple 𝐶 = (𝐶𝐹𝐹, 𝐵𝐵,𝑚𝑎𝑝), with
• 𝐶𝐹𝐹 being a CFF,
• 𝐵𝐵 being a set of basic blocks, and
• 𝑚𝑎𝑝 ∶ 𝑁 → 𝐵𝐵 a mapping function, that maps 𝐶𝐹𝐹 nodes to
BBs.
Definition 4 (Branch Node)
Let 𝐶 = ((𝑁, 𝐸, 𝑐𝑜𝑛𝑑, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a CFG, then we define:
A node 𝑛 ∈ 𝑁 is a branch node, when its out degree > 1.
Definition 5 (Join Node)
Let 𝐶 = ((𝑁, 𝐸, 𝑐𝑜𝑛𝑑, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a CFG, then we define:
A node 𝑛 ∈ 𝑁 is a join node, when its in degree > 1.
Definition 6 (Region)
Let 𝐶 = ((𝑁, 𝐸, 𝑐𝑜𝑛𝑑, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a CFG, then we define:
A subset of nodes 𝑅 ⊂ 𝑁 is called a region.
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Definition 7 (Dominates Relation)
Let 𝐶 = ((𝑁, 𝐸, 𝑐𝑜𝑛𝑑, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a CFG, then we define:
A node 𝑛1 ∈ 𝑁 dominates, or is called dominator of node 𝑛2 ∈ 𝑁, if
every path from 𝑠𝑡𝑎𝑟𝑡 to 𝑛2 contains 𝑛1.
Definition 8 (Post-dominates Relation)
Let 𝐶 = ((𝑁, 𝐸, 𝑐𝑜𝑛𝑑, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a CFG, then we define:
A node 𝑛1 ∈ 𝑁 post-dominates, or is called post-dominator of node
𝑛2 ∈ 𝑁 if every path from 𝑛2 to 𝑒𝑛𝑑 contains 𝑛1.
Definition 9 (Dominance Frontier)
Let 𝐶 = ((𝑁, 𝐸, 𝑐𝑜𝑛𝑑, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a CFG, then we define:
The Dominance Frontier (DF) of a node 𝑛 is defined as the set of Nodes
𝐷𝐹(𝑛) ⊂ 𝑁, with the property ∀𝑓 ∈ 𝐷𝐹(𝑛) ∶ 𝑓 is not dominator of 𝑛,
but 𝑓 has a successor node 𝑔 ∈ 𝑁 that dominates 𝑛.
Definition 10 (Post-Dominance Frontier:)
Let 𝐶 = ((𝑁, 𝐸, 𝑐𝑜𝑛𝑑, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a CFG, then we define:
The Post-Dominance Frontier (PDF) of a node 𝑛 is defined as the set of
Nodes 𝑃𝐷𝐹(𝑛) ⊂ 𝑁, with the property ∀𝑓 ∈ 𝑃𝐷𝐹(𝑛) ∶ 𝑓 is not post-
dominator of 𝑛, but 𝑓 has a predecessor node 𝑔 ∈ 𝑁 that post-dominates
𝑛.
Definition 11 (Control Dependence)
Let 𝐶 = ((𝑁, 𝐸, 𝑐𝑜𝑛𝑑, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a CFG, then we define:
Node 𝑐 ∈ 𝑁 is the controller of (controls) Node 𝑛 ∈ 𝑁 if 𝑐 ∈ 𝑃𝐷𝐹(𝑛).
𝑛 is also called control dependent on 𝑐.
Definition 12 (t-structured)
Let 𝐶 = ((𝑁, 𝐸, 𝑎𝑛𝑛, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a CFG, then 𝐶 is called
t(op)-structured, when all loop conditions are evaluated at the top.
That is, their 𝐶𝐹𝐹 loop subgraph is isomorph to the graph in Figure 2.6.
Definition 13 (Back-edge)
Let𝐶 = ((𝑁, 𝐸, 𝑎𝑛𝑛, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a t-structured CFG, then
we define: An edge 𝑒 = (𝑛1, 𝑛2) ∈ 𝐸 is called back-edge when 𝑛2
dominates 𝑛1.
Definition 14 (Loop Header)
Let𝐶 = ((𝑁, 𝐸, 𝑎𝑛𝑛, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a t-structured CFG, then
we define: A node 𝑙 ∈ 𝑁 is called loop header, when 𝑙 has an incoming
back-edge.
Definition 15 (Loop Body)
Let𝐶 = ((𝑁, 𝐸, 𝑎𝑛𝑛, 𝑠𝑡𝑎𝑟𝑡, 𝑒𝑛𝑑), 𝐵𝐵,𝑚𝑎𝑝) be a t-structured CFG, then
we define: When 𝑙 ∈ 𝑁 is a loop header and 𝑒 = (𝑛, 𝑙) is its back edge,
then the Loop Body (LB)(𝑙) of 𝑙 are all nodes on all path between 𝑙 and
𝑛.
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Definition 16 (SSA-Form)
Statements are in static single assignment form, when each variable
has exact one static definition (that is, it is written only once), and
each usage refers to exactly one variable.
Definition 17 (Data Flow Graph)
A Data Flow Graph (DFG) is a 5-tuple (𝑁, 𝐸, 𝑉,𝑂𝑃,𝑚𝑎𝑝) where
𝑁: A set of nodes.
𝐸: A set of edges ⊆ 𝑁 ×𝑁.
𝑉: Set with possible value of the data items.
𝑂𝑃: A set of functions 𝑜𝑝 ∈ 𝑂𝑃, 𝑜𝑝 ∶ 𝑉𝑖 → 𝑉𝑜, with 𝑖 =
𝑖𝑛𝑑𝑒𝑔𝑟𝑒𝑒(𝑚𝑎𝑝(𝑜𝑝)) and 𝑜 = 𝑜𝑢𝑡𝑑𝑒𝑔𝑟𝑒𝑒(𝑚𝑎𝑝(𝑜𝑝)).
𝑚𝑎𝑝: 𝑚𝑎𝑝 ∶ 𝑁 → 𝑂𝑃 a function mapping the nodes to the operations.
(𝑁, 𝐸) is a directed acyclic graph. At each node 𝑛 the operation 𝑜 =
𝑚𝑎𝑝(𝑛) is applied to the data values from the predecessor nodes at the
incoming edges and the result goes via the outgoing edges to the suc-
cessor nodes.

B
L I ST OF C -TO -HDL -COMP I L ER S
b.1 x p i lot
other names/re lat ed comp i l er s : AutoPilot, AutoESL,
Vivado HLS
clas s i f i cat ion : academic, commercial, static, manual,
hwsw, control flow
authors/company: Originally University of California, Los
Angeles as xPilot. Later as AutoESL, fromAutoESLDesign
Technologies. This got bought 2011 by Xilinx, which incor-
porated AutoESL into their Vivado Tool Suite. 2006
re f er ence s : [44, 45]
targe t: Conventional FPGAs (later Xilinx only)
de scr i p t ion : Started as academic xPilot. Besides C it accepts
also C++ and SystemC as input language, and generates
Verilog HDL or VHDL from it. The scheduling is done by
formulating the scheduling as constraints for Linear Pro-
gram (LP), which get solved by a dedicated LP solver.
These are generalized ASAP and ALAP schedules and are
optimized for worst-case longest-path latency, expected
average-case latency and the overall slack distribution.
Nested conditions and loops work and control flow is im-
plemented by using a state machine. In the early xPilot the
C operators were just translated into Verilog HDL opera-
tors, which results in unsynthesizable code in case of the
division operator (/). In newer versions this limitation is
gone, even floating point and different bit widths are sup-
port and operators can be shared, too.
Common optimizations, like loop unrolling and dead code
elimination, are applied as well as pipelining. Also an over-
all optimization to the target system happens, by using
area and delay information for selecting the implementing
operator logic and apply these information to the schedul-
ing constraints.
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Uses the LLVM [121] framework as IR.
r e st r i c t ions : Pointer support is only very limited.
b.2 bach -c
cla s s i f i cat ion : commercial, static
authors/company: Sharp 1997
re f er ence s : [161, 178]
targe t: ASIC
de scr i p t ion : Additional commands (e.g. par and chan to
model parallel execution and synchronous communica-
tion) are present and are necessary to translate a pro-
gram. The semantics for parallelism and communication
are based on Communicating Sequential Processes (CSP)
[90]. This is also more a modification of the C language
(called Bach-C) to perform hardware description instead
of a way to translate legacy code.
r e st r i c t ions : Pointers are not supported (but array accesses
are).
b.3 c2h
clas s i f i cat ion : commercial, static, manual, HWSW
authors/company: Altera 2005
re f er ence s : [122], [6]
targe t: NIOS II soft-core cpu for Altera FPGAs
de scr i p t ion : The compiler can translate (manually selected)
C-code at function level into hardware accelerators. The
generated hardware are not dedicated IP blocks, but cus-
tom peripherals which become part of the ALU of the soft-
core processor. Therefore, they are limited to functions
with two inputs and one output. So these hardware ac-
celerators are more a kind of custom instruction set en-
hancement. In contrast to many other compilers, pointer
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dereferencing is possible, via Avalon-MM master ports
that share the memory connection with the soft core-CPU.
Abandoned 2013 and replaced by Altera SDK for OpenCL.
r e str i c t ions : In addition to the two inputs, one output re-
strictionmany other things are not supported in theC code:
Floating point, recursion, goto, address operator &, and
short circuit evaluation.
b.4 alt era sdk for opencl
other names/re lat ed comp i l er s : AOCL, Intel HLS
Compiler
c la s s i f i cat ion : commercial, manual, HWSW, static
authors/company: Altera/Intel 2012 (Intel 2016)
re f er ence s : [7, 54, 102, 103]
targe t: Altera/Intel FPGA accelerator boards
de scr i p t ion : In a preconfigured board environment a trans-
lated OpenCL kernel gets loaded and executed. The rec-
ommended usage of this compiler is to use just one work-
item and gain parallel execution speed by deep data path
pipelines. Uses the LLVM compiler infrastructure [121] to
generate an optimized LLVM IR, which is used to gener-
ate a CDFG. Using this CDFG representation Verilog HDL
code for the data path is created.
r e st r i c t ions : Accepts not generic C, but OpenCL 1.0 as in-
put, including the generic OpenCL restrictions: No func-
tion pointer, no recursion, no variable length arrays. The
“compiling” of the kernel can take many hours, as this in-
cludes the synthesis and place and route of the hardware
accelerator. While this is expected behavior for a hardware
compiler, it is unusual for an OpenCL compiler.
b.5 c2r
cla s s i f i cat ion : commercial, static, hwsw, manual
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authors/company: CebaTech, renamed to Altior in 2011. In
2013 Altior was aquired by Exar Corp. 2004
re f er ence s : [2, 30]
targe t: Generates Verilog HDL code, useable for FPGA and
ASIC.
de scr i p t ion : Notmuch information is available, as Exar does
no longer offer the compiler. It extends C with directives
that moves C closer to a HDL, like instructions for interfac-
ing and for pointer/memory association. With the known
restrictions, it behaves less as an automatic hardware gen-
eration compiler, but more like a high level, C based, hard-
ware description language that has the necessary libraries
that it can also be compiled as C program.
r e str i c t ions : The existing documentation shows that C code
has to be restructured and the interfacing with the hard-
ware is not generated automatically, but library calls for
invocationmust bemanually inserted. Alsomemory has to
be tagged, to describe how it is handled, or where it should
be placed. Supports pointer and floating point.
b.6 c2ver i log
other names/re lat ed comp i l er s : C Level Design
clas s i f i cat ion : commercial, static, HW
authors/company: CompiLogic renamed to C Level Design
(1998), ceased operation 2001 (Synopsys bought its assets,
but continued only simulation technology) 1996
re f er ence s : [146]
targe t: FPGA and ASIC.
de scr i p t ion : As the original company is no longer existing
and Synopsys discontinued the HLS compiler, not much
information is available. From old documents and market-
ing articles it seems, that they supported almost all C con-
structs, including pointers and loops. It was also able to
generated test benches for the hardware.
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Figure B.1: Diagram of a SRC Computers SRC-7 MAPstation and a sin-
gle MAP element (from [92]).
re str i c t ions : Users reported that printf are translated into
write and that certain operators have very long combina-
tional paths, which led to bad frequencies.
b.7 cart e
other names/re lat ed comp i l er s : Carte++, (uses
Altera FP Compiler)
c la s s i f i cat ion : commercial, hwsw, automatic
authors/company: SRC Computers LLC 1996
re f er ence s : [112, 113]
targe t: Uses SRCs ownMAP architecture. This is an ACS that
shares the system memory between CPU and two acceler-
ators FPGA via a system FPGA that implements a shared
memory interconnect, which is called SNAP. This SNAP
is directly connected into the DIMM sockets of the host
system and provide a high bandwidth and low latency
communication between FPGA and CPU. After using Xil-
inx FPGAs SRC switched with SRC-7 product line to Al-
tera. Figure B.1 shows the diagram of the SRC-7 generation
of MAPstation. 2015 they announced the Saturn 1 server,
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which is still an FPGA (Altera based) / Intel ACS sys-
tem, that uses a second generation Carte compiler, called
Carte++, for programming. No information on SRC Com-
puters after 2016, their website and social media contacts
are offline/closed, so the probability is high that they have
gone out of business.
d e scr i p t ion : According to a press release [47] Alteras FP
Compiler is used. No further detailed information about
the generated hardware is available. Carte used icc for the
host code, Carte++ uses Clang/LLVM.
re str i c t ions : Unknown.
b.8 ca scade
cla s s i f i cat ion : commercial, hwsw, automatic, dynamic
authors/company: CriticalBlue 2001. Since 2013
they focused on their products for software optimization
and no longer offer their HLS tools.
r e f er ence s : [51, 52]
targe t: ARM and other RISC cores as host CPU. Structured
ASIC, FPGA connected with AMBA AHB as accelerator.
d e scr i p t ion : Similar to some other approaches, no hardware
kernels are generated for acceleration, but instead a VLIW
coprocessor is generated. The program parts that should
be accelerate are translated into micro-code for that copro-
cessor. Also HW-SW interfacing functions are inserted and
a C functional model and a test bench is generated.
r e st r i c t ions : No known restrictions.
b.9 ca sh
other names/re lat ed comp i l er s : Compiler for ASH,
Project Phoenix
cla s s i f i cat ion : academic, dynamic, hwsw
authors/company: Carnegie Mellon University, Pittsburgh
2002
B.9 cash 121
int fib(int k)
{
int a = 0;
int b = 1;
while (k) {
int tmp = a;
a = b;
b = b+tmp;
k--;
}
return a;
}
a
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Figure B.2: A function in C computing the Fibonacci number and its
Pegasus intermediate representation (from [26]).
re f er ence s : [26, 151]
targe t: Asynchronous kernels with a supporting CPU for task
that do not work well on reconfigurable hardware.
d e scr i p t ion : Internal representation is a CMDFG in an IR
called Pegasus (see Figure B.2 for an example). It uses a dy-
namic scheduling approach. Therefore, tokens flow from
operation to operation activating them. Supports specula-
tive execution with lenient operators.
r e st r i c t ions : The VerilogHDL backend does not support all
feature the Pegasus IR provides. It lacks support for:
• Floating point
• Operator pipelining and pipeline balancing
• Function calls
• Loop unrolling
• Load Store Queue (LSQ)
As result of some missing optimizations the final speed
compared with a 600 MHz CPU is a slow down up to a
factor 4.5
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b.10 catapult- c
other names/re lat ed comp i l er s : Catapult
c la s s i f i cat ion : commercial, static, hwsw, manual
authors/company: Mentor Graphics. Calypto Design Sys-
tems bought the compiler from Mentor Graphics in 2011.
2004
re f er ence s : [34, 132]
targe t: RTL code for ASICs and FPGAs.
de scr i p t ion : Targets users who are hardware developers, to
create more efficient RTL as with HDLs. Accepts C, C++
and SystemC as input.
r e st r i c t ions : Despite even allowingC++ input, no arbitrary
pointers, no recursion, no malloc(), and just loops with
compile-time limits are allowed. Can generate interfaces.
b.11 chc
other names/re lat ed comp i l er s : C-to-Hardware Com-
piler
c la s s i f i cat ion : commercial, static, hwsw, manual
authors/company: Altium 2008
re f er ence s : [8, 9]
targe t: Creates (proprietary) hardware assembler output
HASM, which can be converted into VHDL or Verilog.
d e scr i p t ion : CHC generates a fixed synchronous schedule
at compile-time. It implements several optimizations: un-
rolling, aggressive operator chaining, operator sharing,
and it can optimize aliasing by considering the restrict
keyword. Furthermore, it supports also some of the ISO
TR18037 extension (embedded extension for C).
r e st r i c t ions : It does not support setjmp and longjmp. This
is no unusual restriction, as it is, similar to recursion, not
supported by almost all other compilers. But in this case,
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even the code which remains in software is not allowed to
contain those calls. Also no function pointer and var args
are allowed in SW-HW transitions. Interfaces for the tran-
sitions can be automatically generated.
b.12 ch imp s
other names/re lat ed comp i l er s : Compiling High level
language to Massively Pipelined System
clas s i f i cat ion : academic, commercial, dynamic, hwsw
authors/company: University of Washington (Seattle) /
Xilinx 2006
re f er ence s : [121, 123, 155, 156]
targe t: Bee2 and Accelerated Compute Platform (ACP): Intel
Xeon 7300 2.66 𝐺𝐻𝑧 with an Virtex 5 as RCU.
de scr i p t ion : CHiMPS sses a spatial data flow approach with
dynamic scheduling. As interesting features it has a many-
cache memory model. Memory accesses are not all done
via a central cache, which is responsible for all acesses, but
viamany small caches, that are customized for thememory
operation that access it. CHiMPS automatically creates and
customizes those caches after it has analyzed the source
code. Cache coherence is kept by a mechanism that orders
dependent memory operations.
Like some other compilers it uses the LLVM [121] frame-
work as front end. As additional IR, CHiMPS target lan-
guage (CTL) is used, which resembles a simplified micro-
processor instruction set.
r e st r i c t ions : Allows only one return statement, and for
loops must follow the single var init, simple condition, incre-
ment/decrement pattern.
b.13 cosyma
other names/re lat ed comp i l er s : COSYnthesis of eM-
bedded Architectures, Braunschweig Synthesis System,
BSS
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clas s i f i cat ion : academic, hwsw, automatic, static
authors/company: Technical University of Braunschweig
1994
re f er ence s : [63, 88]
targe t: Target is a platform with a CPU for which application
specific coprocessors are created. In the published papers
this was a SPARC RISC processor, running with 33 MHz.
de scr i p t ion : One of the very few tools that automatically
partitions the code into CPU and accelerator part. This is
done via a cost model using simulated annealing. Input
language is a C superset, called 𝐶𝑥, which adds instruc-
tions for time constraints, communication, processes and
some user directives to the co–synthesis process to C. The
CPU part is translated with gcc, while the part selected for
the accelerator is output as CDFG and used as input for the
BSS (Braunschweig Synthesis System) which synthesizes
the hardware from it. BSS performs operator pipelining,
loop pipelining and speculative computation with multi-
ple branch prediction and schedules with a force directed
scheduler.
r e st r i c t ions : Only very small code segments could be used
as the resulting coprocessor runs with the same frequency
as the CPU, and bigger code segments did not achieve the
necessary timing.
b.14 ctover i log
clas s i f i cat ion : academic, static, hw
authors/company: Graduate project at the Uni-
versity of Haifa (Nadav Rotem), went online as
http://C-to-Verilog.com, which is offline since 2015.
2009
re f er ence s : [16–19]
targe t: FPGA and ASIC
de scr i p t ion : As many others this project uses the LLVM
framework [121] as front end, and generates a static sched-
ule with list scheduling. It performs some basic, hardware
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oriented, optimizations, namely: loop unrolling, bitwidth
reduction, arithmetic tree height reduction, and pipelin-
ing.
r e st r i c t ions : It is restricted to simple data flow and pointers
to array locations are not permitted.
b.15 comrade
other names/re lat ed comp i l er s : Comrade 2.0
cla s s i f i cat ion : academic, dynamic, hwsw, automatic
authors/company: TU Braunschweig, TU Darmstadt 2005
re f er ence s : [67, 107, 115]
targe t: FPGA
descr i p t ion : One of the few compilers that use dynamic
scheduling. Supports HW-SW-coexecution and even al-
lows to callbacks to software from the hardware (called
software service). This compiler was the base for this work,
so a full and detailed description is given at Section 3.3.
r e st r i c t ions : Does not support gotos and recursion.
b.16 cvc
clas s i f i cat ion : commercial
authors/company: Hitachi 2008
re f er ence s : [104]
targe t: FPGA
descr i p t ion : This compiler does not take generic C as input,
but just a small subset. This is no limitation, as it is only
supposed to translate verification models coming from the
CoMET5 co-verification environment.
r e st r i c t ions : It accepts no code with pointers, recursions, or
loops. Due to its intended use, it is no restriction for the
compiler, as the verification models do not contain code
with those statements.
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b.17 cyb er
other names/re lat ed comp i l er s : CyberWorkbench,
CWB
clas s i f i cat ion : commercial, static
authors/company: NEC 1999
re f er ence s : [139, 189]
targe t: SoC, FPGA
descr i p t ion : As with many other compilers the intention is
not to translate arbitrary C code, but to use C as hardware
description language. They add statements for specifica-
tion of in- and outputs, bitwidth, concurrency, synchro-
nization, clocking, and data transfer types as registers, ter-
minal, latch, and tri-state transfers. On the other hand, they
forbid C code in common use to make it synthesizable.
Even the authors realized that it is no longer C-to-HDL
translation, just C based hardware description, so they
called their language BDL (Behaviour Description Lan-
guage)
re str i c t ions : Supports no pointers, no recursion, and no dy-
namic memory.
b.18 daedalus
other names/re lat ed comp i l er s : PNgen
clas s i f i cat ion : academic, dynamic, hwsw, automatic
authors/company: University of Amsterdam, Leiden Uni-
versity 2006
re f er ence s : [143, 144, 182, 186]
targe t: Heterogeneous MultiProcessor-SoC
de scr i p t ion : Deadalus is a framework that generates a com-
plete system. Part of it is PGgen, which generates Kahn-
Process-Networks (KPN) [105] from C Code, which are
turned into hardware.
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re str i c t ions : Restricted to functions that consist of nested
loops with data flow only.
b.19 d ime -c
cla s s i f i cat ion : commercial, static, hwsw
authors/company: Nallatech (now owned by Molex Inc.)
2007
re f er ence s : [29, 75]
targe t: Designed to accessNallatechHardware, e.g. Nallatech
H101 cards. While the compiler generates for most compu-
tations generic VHDL code, memory interfaces and used
library IP is specific to the Nallatech Hardware.
d e scr i p t ion : Communication with FPGA memory or via
FIFO has to be done by manually inserted library calls.
When math operations should be realized in a pipelined
manner, the regular C operators must be replaced by li-
brary calls. The remaining C based dialect was named
DIME-C. Target HDL is VHDL.
r e str i c t ions : The supported ANSI-C subset does not con-
tain pointers, struct-arrays, and further misses some types
of loops, and some types of switch statements.
b.20 exc i t e
other names/re lat ed comp i l er s : NISC
clas s i f i cat ion : academic, commercial, hwsw, manual,
static
authors/company: Started as academic work at the Univer-
sity of Irvine. eXCite by YXI (Y Explorations, Inc.) is a com-
mercial spin-off. 2005(NISC)/2006
(eXCite)
r e f er ence s : [69, 85, 158, 202]
targe t: ASIC and FPGA. For automatic interfacing generation
only Altera is supported.
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de scr i p t ion : NISC, meaning No-Instruction-Set-Computer,
started as academic project at the University of Califor-
nia in Irvine. In the early version only hardware genera-
tion was performed, so no interfaces were generated. The
commercial compiler eXCite is able to generate interfaces
and provides even for some standard math library calls
IP cores (like sin(), sqrt()). Partitioning must be per-
formed manual on function level. It is able to integrate
IP cores and perform hardware related optimizations like
pipelining, bitwidth reduction and loop transformations.
r e st r i c t ions : The commercial compiler is very vague about
the restrictions (their website states “A substantial subset
of ISO/ANSI C is supported”), the NISC documentation is
more specific, and states that it lacks support for func-
tion pointers, global pointer initialization, standard library
calls, and long and double data types.
b.21 f p- comp i l er
other names/re lat ed comp i l er s : Floating Point Com-
piler
c la s s i f i cat ion : commercial, data flow, static, hw
authors/company: Altera 2007
re f er ence s : [5, 120]
targe t: FPGA
descr i p t ion : Is supposed to translate pure data flow with
floating point operations into VHDL. Due to its develop-
ment state Altera has not integrated it into C2H. Later ver-
sions of C2H support floating point, so it can be assumed
that it is now part of it. A press release announced that it
is included in the Carte compiler[47].
r e st r i c t ions : Can only do data flow with floating point.
b.22 f pga c
other names/re lat ed comp i l er s : Transmogrifier C
(tmcc)
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clas s i f i cat ion : academic (open source), static, manual,
hwsw
authors/company: Started as Transmogrifier C at the Uni-
versity of Toronto, and was later continued as open source
project FPGA C. 1994 (tmcc),2005 (FPGA C)
r e f er ence s : [14, 71, 72, 124]
targe t: Transmogrifier C targets a series of FPGA systems
built in the nineties at the university of Toronto that were
called Transmogrifier. The generated circuits could be
used for other FPGAs, CPLD, or ASICs, too.
d e scr i p t ion : Due to the many limitations (see below), even
the authors admit that it is more a C-based HDL than a
compiler translating arbitrary C to hardware. The schedul-
ing is static and the compiler relies for the interfacing logic
on manual insertion. It translates control flow into data
flow (via multiplexers) and can efficiently translate func-
tions with at most 4 inputs. FPGA C has not improved
much, gone is just the restriction with non int sized data
types (short, long, structs and small arrays) and for
loops.
r e st r i c t ions : Transmogrifier was limited and did not sup-
port the following operators and statements: Strings, casts,
multiply, divide, arrays, pointers, structures, for loops,
floating point, sizeof, continue, goto, do-while loop, &
and * operator /=, switch-case, short, long.
b.23 garpcc
cla s s i f i cat ion : academic, static, hwsw, automatic
authors/company: University of California at Berkeley
2000
re f er ence s : [31–33, 87]
targe t: Target is the Garp architecture (aMIPS processor with
a reconfigurable coprocessor).
d e scr i p t ion : This compiler (using a SUIF front end) is one of
the few that partitions the program automatically in HW
130 l i s t o f c -to -hdl -comp i l er s
and SW. Profiling with a sample data set the execution
count is used as criteria for hardware extraction.
This compiler was followed by the Nimble (see Ap-
pendix B.32) project.
r e st r i c t ions : Does not support function calls, recursion, go-
tos. Only supports data flow with control flow that can be
mapped to predicated execution.
b.24 gaut
cla s s i f i cat ion : academic, manual, static
authors/company: Université Bretagne Sud (UBS), France
2005
re f er ence s : [70]
targe t: Output is generic VHDL (with focus on DSP applica-
tions).
d e scr i p t ion : The C code is parsed in the newest version of
GAUT with gcc and a plugin is used to pass the CDFG to
the GAUT tool.
r e st r i c t ions : GAUT does not support variable-bound loops,
gotos, andpointer and arrayusage is very limited (they can
only be used with either read or write accesses, not both
on the same variable, and the address must be known at
compile time).
b.25 gcc2ver i log
clas s i f i cat ion : academic, static, manual, hwsw
authors/company: Korea University, Seoul 2010
re f er ence s : [91]
targe t: Generic VHDL. For the HWSW coexecution a PICO
microprocessor is used.
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de scr i p t ion : Partitioning must be performed manually with
function-granularity. Research yielded no applications im-
plemented with this compiler, the claimed performance
gain is questionable. Not only that the designs are not
pipelined, bigger examples would require a lot of rout-
ing resources to the memory ports (the author already ac-
knowledges that in the future work section, the memory
accesses must be further optimized).
r e st r i c t ions : No restrictions. Pointers can not point to mem-
ory ranges that have an unknown size at compile time.
b.26 handel - c
cla s s i f i cat ion : academic, static, commercial, manual
authors/company: Introduced by Embedded Solutions
Limited (ESL) as spin-off from Oxford University. In 2000
ESL was renamed Celoxica, and 2008 aquired by Agility.
2009 acquired by Mentor Graphics. 1996
re f er ence s : [24]
targe t: FPGAs and PLDs.
de scr i p t ion : Using extensions of the C language, called
Handel-C, the user is required to schedule and model par-
allelism himself. This and the restrictions make this dialect
to a HDL C-like syntax.
r e st r i c t ions : It explicit lacks support for ANSI-C constructs
which are not appropriate for hardware implementation,
that includes: no pointers, only compile-time array indices
(except for special RAM/ROM-types), no expression with
side effects (e.g. b=a++ is forbidden), no type conversion,
user must schedule the operations, and no floating-point
variables (onlywith explicit use of a floating-point library).
But instead additional constructs (like streams and chan-
nels for communication or instructions to express paral-
lelism) for hardware design are available.
b.27 hthreads
other names/re lat ed comp i l er s : C2VHDL, Hy-
bridThreads Compiler
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clas s i f i cat ion : academic, hwsw, manual, static
authors/company: University of Kansas 2005,
development of the HybridThreads compiler was halted
2009.
r e f er ence s : [11]
targe t: FPGA
descr i p t ion : Hthreads is just the framework to manage and
schedulemultiple threads on an FPGAHardware. Part of it
is a compiler, the HybridThreads Compiler, that can gener-
ate VHDL code fromC. The compiler uses gcc as front end,
and converts the gcc internal GIMPLE IR into an IR closer
to hardware called HIF (Hardware Intermediate Format).
The HybridThreads Compiler is already the second gener-
ation compiler and the development was halted before it
was finished. The previous compiler was called C2VHDL
and was very limited in its function and used C– as IR.
r e st r i c t ions : C2VHDL allows no function calls, no memory
accesses, no division and modulo operation and no float-
ing point operations.
b.28 impul s e - c
other names/re lat ed comp i l er s : Streams-C
clas s i f i cat ion : academic, commercial, manual, hwsw,
static
authors/company: Los Alamos National Laboratory, li-
censed to Impulse Accelerated Technologies 2003
(Streams-C 2000)
re f er ence s : [65, 77, 99]
targe t: FPGA
descr i p t ion : Streams-C uses the infrastructure from the
Napa C compiler (see Appendix B.31). As additional func-
tionality stream handling was added, which is based on a
CSP approach.
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re str i c t ions : Only limited pointer support (they must re-
solve at compile time to array references), very limited
struct support, limited control flow (loops and predi-
cates), no software calls, and no recursion.
b.29 l egup
cla s s i f i cat ion : Academic, HWSW, static, automatic
authors/company: University of Toronto 2010
re f er ence s : [35–37, 83]
targe t: FPGA with a 32 bit soft core MIPS
de scr i p t ion : LegUp uses the LLVM framework. It can not
only translate regular C code, but can use pthreads and
OpenMP instructions for parallelism to generate parallel
hardware units. The operations are scheduled with an
ASAP scheduler. The decision which parts should be accel-
erated with the FPGA hardware is based on profiling runs,
with a granularity of functions.
r e st r i c t ions : Dynamic memory, floating point, functions re-
turning structs and recursions are not supported.
b.30 m i t r ion -c
cla s s i f i cat ion : Commercial, dynamic, hwsw
authors/company: Mitrionics 2005
re f er ence s : [134]
targe t: FPGA
descr i p t ion : This is just a C-like language, which requires ex-
plicit description of many hardware structures. The com-
piler then generates no application specific hardware, but
custom processors (Mitrion Virtual Processors) with code
for them.
r e str i c t ions : Mitrion-C does not support pointers, gotos, re-
cursion, and requires that every variable is allowed to be
written just once in each scope.
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b.31 napa c
other names/re lat ed comp i l er s : MARGE (Malleable
Architecture Generator)
c la s s i f i cat ion : Academic, commercial manual, static,
hwsw
authors/company: Sarnoff Corporation (now SRI Interna-
tional) 1997
re f er ence s : [76, 78, 160]
targe t: National Semiconductors NAPA1000 chip. This is one
of the first products that actually pairs up a CPU (in this
case a small 32 bit RISC processor, called FIP (for Fixed
Instruction Processor) together with a reconfigurable unit
ALP (Adaptive Logic Processor) in a single chip.
d e scr i p t ion : Input for the compiler, which uses the SUIF
framework [84, 168], is C code, with annotated pragmas.
The pragmas are responsible for the partitioning and de-
clare the storage (memory/registers) for variables. After
partitioning the following steps are done by a NSC pro-
prietary Compiler for the FIP and by the pure data path
compiler MARGE [78] for the ALP.
r e str i c t ions : TheALP can only execute data path constructs.
Any control flow must be handled by the FIP.
b.32 n imbl e
cla s s i f i cat ion : Academic, static, hwsw, automatic
authors/company: University of California at Berkeley /
Synopsys 1998
re f er ence s : [125]
targe t: ACE-V platform (Xilinx Virtex with SunMicroSparc II
processor). Retargetable with ADL (Architecture Descrip-
tion Language)
de scr i p t ion : Based on the GarpCC (see Appendix B.23)
compiler.
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re str i c t ions : Nimble does not support gotos, recursion and
floating point operations.
b.33 nymble
cla s s i f i cat ion : Academic, static, hwsw, manual
authors/company: Technische Universität Darmstadt 2010
re f er ence s : [93, 95, 97]
targe t: FPGA
descr i p t ion : Early versions used the Scale framework, while
later use the LLVM framework.
r e st r i c t ions : The compiler supports no recursion and no go-
tos.
b.34 bambu
clas s i f i cat ion : academic, hwsw, automatic, static
authors/company: Politechnico di Milano 2012
re f er ence s : FPGA
target: [152]
de scr i p t ion : This compiler is part of the Panda project,
which aims to be framework in all aspects of the HW-SW
Co-design field, and is a successor to the hArtes (see Ap-
pendix B.41) project. It uses the same partioning tool Zebu,
but a new compiler, Bambu.
Bambu is GCC based.
r e st r i c t ions : Does not support gotos and recursion.
b.35 p i co - ex pr e s s
other names/re lat ed comp i l er s : Program In Chip Out,
Synphony C (ab 2010)
cla s s i f i cat ion : Commercial
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Figure B.3: PICO system-level architecture template (from [108]).
authors/company: (HP Labs spin off) Synfora, later Synop-
sys 2002
re f er ence s : Application Specific Computer Systems
targe t: [108]
de scr i p t ion : An architectural template (see Figure B.3) is
used to generate an application specific system. The sys-
tem contains a custom VLIW cpu to execute parts than can
not be accelerated. Parts than can be accelerated become a
dedicated nonprogrammable accelerator.
r e st r i c t ions : No floating point, no &-operator, no pointer
arithmetic, no unions, no goto, no recursion, no static vari-
ables, no library functions, only limited nesting (it is forbid-
den to have two sequential loops enclosed within another
loop).
b.36 pr i s c
other names/re lat ed comp i l er s : PRogrammable
Instruction Set Computers
c la s s i f i cat ion : Academic
authors/company: HarvardUniversity, Cambridge, Digital
Equipment Corporation 1994
re f er ence s : [157]
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targe t: Target is a (not existing) CPU which has small
hardware-programmable resources, called PFU, in its dat-
apath. The PFU has access to the register file of the CPU
and is supposed to have a latency of one CPU cycle.
d e scr i p t ion : Due to the very small amount of logic resources,
and the fact that all operations must be performed in at
most one cycle, the acceleration is limited to very small
code portions.
r e st r i c t ions : Supports no control flow.
b.37 roccc (r i v er s i d e op t im i z ing comp i l er for con -
f i gurabl e comput ing)
other names/re lat ed comp i l er s : ROCCC 2.0, SA-C
clas s i f i cat ion : Academic, static, hw, manual
authors/company: University of California, Riverside 2008
re f er ence s : [28, 79, 187]
targe t: Generic VHDL output for the kernel
de scr i p t ion : ROCCC is the successor of the SA-C compiler
r e st r i c t ions : Memory addresses must be non at compile
time, no pointers, several restrictions regarding the loop
variables (compile time constant stride, no access out of
loop header)
b.38 s park
clas s i f i cat ion : academic, static
authors/company: University of California, Irvine, funded
by SRC and Intel 2003
re f er ence s : [80], [81]
targe t: VHDL
descr i p t ion : As IR are hierarchical task graphs used. Data
paths are scheduled with a priority based list scheduler.
r e st r i c t ions : Does not support pointers and recursion
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b.39 tr id ent
other names/re lat ed comp i l er s : Sea Cucumber Com-
piler
c la s s i f i cat ion : OpenSource, static
authors/company: Los Alamos National Laboratory 2005
re f er ence s : [183, 184]
targe t: Generic VHDL
descr i p t ion : Trident builds on and shares code from the Sea
Cucumber compiler, which is a Java-to-HDL compiler. It
uses the LLVM framework for parsing and optimizations
and transforms LLVMs byte code into a Trident specific
IR. The loops are modulo scheduled, the rest is scheduled
force-directed.
r e st r i c t ions : Trident lacks support for pointers and mem-
ory accesses, gotos and recursion.
b.40 xp p-vc
cla s s i f i cat ion : Commercial, dynamic, hwsw, manual
authors/company: PACT XPP Technologies AG 2002
re f er ence s : [39]
targe t: XPP-III, a coarse granular reconfigurable array with a
VLIW-like CPU.
de scr i p t ion : The XPP-VC compiler uses the SUIF framework.
It can translate the selected C code into configuration data
for the coarse grained XPP array. As the available array re-
sources may be not enough, the compiler uses temporal
partitioning.
r e st r i c t ions : The C code for the reconfigurable array is not
allowed to contain struct and floating-point data types,
pointers, irregular control flow, recursion and system calls.
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b.41 dwarv
other names/re lat ed comp i l er s : Delft Workbench Au-
tomated Reconfigurable VHDL Generator, Molen
clas s i f i cat ion : Academic, hwsw, static, dynamic, manual
authors/company: Delft University of Technology 2007
re f er ence s : [20, 145, 172, 179]
targe t: Targeting the Molen platform. A prototype version is
implemented on a Virtex II Pro board using a PowerPC 405
as CPU.
de scr i p t ion : TheMolen compiler framework contains a com-
piler which is not able to generate hardware itself, but
to generate the necessary interfaces for the marked func-
tions in software and to embed the hardware bitstreams
for them into the generated binary.
The hardware which is inserted must be generated with a
different software. In the Molen publications two ways are
mentioned: One is the DWARV compiler. This SUIF2 based
compiler can translate a pure DFG into VHDL, which can
be synthesized into static scheduled hardware. The other
approachmakes use of the tools Compaan andLaura.Here
some more manual interaction was necessary, as the trans-
lated function must be first translated into Matlab Code.
This got turned via Compaan into aKPN,which got turned
via Laura into dynamic scheduled hardware.
The DWARV compiler is also used in the hArtes frame-
work. There the partition happens automatically with a
tool called Zebu.
r e st r i c t ions : DWARV supports data flow only.
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c.1 e bnf
backendDescription
::= sections+ EOF
sections ::= hwOpsListSection
| hwOpsMapSection
| schedulingDecl
| addNodes
| tokensDecl tokenRules
hwOpsMapSection
::= 'MAPPING' ':' hwOpsMap
hwOpsMap ::= hwOpMapping*
hwOpMapping
::= ID '(' typeToHwOps ')'
typeName ::= 'UINT'
| 'SINT'
| 'FLOAT'
| 'DOUBLE'
logicalResult
::= 'LOG'
| 'ARITH'
typeToHwOps
::= typeName ( ',' typeName )* ':' ID ( '('
hwOpsParameters ')' '(' unconnectedPorts? ')' )
?
unconnectedPorts
::= ID ( ',' ID )*
hwOpsParameters
::= hwOpParameter ( ',' hwOpParameter )*
hwOpParameter
::= ID '=' hwOpParameterValue
hwOpParameterValue
::= INT
| '%s'
| '%b'
schedulingDecl
::= 'SCHEDULING' ':' ( 'STATIC' | 'DYNAMIC' )
hwOpsListSection
142 tr iad syntax
::= 'HWOPS' ':' hwOperations
hwOperations
::= hwOps+
hwOps ::= ID '(' set ',' TYPESET ( ',' logicalResult ','
signature ',' '>'? INT )? ')'
signature
::= ID ( '*' ID )* '=>' ID ( '*' ID )*
set ::= '[' numberRange ( ',' numberRange )* ']'
numberRange
::= INT
| INT '-' INT
tokensDecl
::= 'TOKENS' ':' listOfTokens
listOfTokens
::= groupOfExclusivTokens+
groupOfExclusivTokens
::= '(' ID ( ',' ID )* ')'
tokenRules
::= 'RULES' ':' ( tokenRule | macroDef )*
macroDef ::= functionCall ':' '=' conditions ';'
nodeSet ::= ID
tokenRule
::= '{' unboundVariables '|' conditions '}' '=>'
actions ';'
conditions
::= basicLogicExpression
unboundVariables
::= singleUnboundVariable ( ','
singleUnboundVariable )*
singleUnboundVariable
::= ID ID
actions ::= singleAction ( ',' singleAction )*
singleAction
::= functionCall
functionCall
::= ID '(' ( ID ( ',' ID )* )? ')'
basicLogicExpression
::= '(' logicExpression ')'
| '!' logicExpression
| quantifier logicExpression
| predicate
logicExpression
::= basicLogicExpression logicExprRest
logicExprRest
::= '$\wedge$' logicExpression
| '$\vee$' logicExpression
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| '$\otimes$' logicExpression
| '$\rightarrow$' logicExpression
quantifier
::= ( '$\forall$' | '$\exists$' ) bindingTerm ':'
bindingTerm
::= quantTypeset ID ( ',' bindingTerm )*
quantTypeset
::= ID
| ID '(' ID ')'
basicPredicate
::= ID '.' ID
predicate
::= functionCall
comparison
::= '<'
| '>'
| '<='
| '>='
| '='
| '!='
addNodes ::= 'NODES' ':' additionalNode+
additionalNode
::= ID ':' nodeSet ':' nodeSet
_ ::= COMMENT
| WS
/* ws: definition */
<?TOKENS?>
TYPESET ::= 'u'
| 's'
| 'f'
| 'x'
ID ::= ( [a-z] | [A-Z] | '_' ) ( [a-z] | [A-Z] | [0-9]
| '_' )*
INT ::= [0-9]+
COMMENT? ::= '//' [^#xA#xD]* #xD? #xA
| '/*' .* '*/'
WS ::= ' '
| #x9
| #xD
| #xA
STRING ::= '"' ( ESC_SEQ | [^\"] )* '"'
HEX_DIGIT
::= [0-9]
| [a-f]
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| [A-F]
ESC_SEQ ::= '\' ( 'b' | 't' | 'n' | 'f' | 'r' | '"' | "'" |
'\' )
| UNICODE_ESC
| OCTAL_ESC
OCTAL_ESC
::= '\' [0-3] [0-7] [0-7]
| '\' [0-7] [0-7]
| '\' [0-7]
UNICODE_ESC
::= '\' 'u' HEX_DIGIT HEX_DIGIT HEX_DIGIT HEX_DIGIT
EOF ::= $
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D
TR IAD F I L E
d.1 cocoma dynam ic cance l tokens rule s
Listing D.1: Triad rule set forCOCOMA (using dynamicCancel tokens).
TOKENS: (*Activate*)(Cancel)(NotEnterable)(MemoryAccess)
RULES:
// rules are labeled according to the cases in Figure
5.1/5.2
//(*) (a) standard activation of an operator node
// when all inputs of an operation have a token, and the
output is none, start the operation
{ Node node | (∀ Inputs(node) input:( hasToken(input,
Activate)
∧ !hasToken(input,
Cancel) ) // from (
b)
)
∧ !isRunning(node)
∧ !∃ Outputs(node) output: hasToken(output
Activate)
∧ !isMemOps(node) // from (e)
}
=> start(node),
delete(input, Activate);
// when an operation is finished, create activate token at
output
{ Node node, Output o | isFinished(node) ∧ isOutputOf(o,
node)
}
=> create( o, Activate);
// forwarding from one operator to the next
//(*)defining helper macro
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allSuccsWithoutToken(output) := ∀ Succs(output) ins: (!
hasToken(ins, Activate)
∧ !hasToken(ins, Cancel
) ; // from (b)
{ Node node1 | ∃ Outputs(node1) output, Inputs(node2)
input:
( allSuccsWithoutToken(output)
∧ hasToken(output, Activate) ∧ isSucc(node2
, node1) )}
=> delete(output, Activate),
create(input, Activate);
// (b) cancel token cancels out activate token
// (*)if there is one AT at one of the inputs delete it
{ Node node | (∀ Outputs(node) output: hasToken(output,
Cancel))
∧ ∃ Inputs(node) input: hasToken(input,
Activate)}
=> delete(input, Cancel)
delete(output, Activate)
reset(node);
// if not place it at the inputs
{ (*)Node node | (∀ Outputs(node) output: hasToken(output
, Cancel))
∧ ∃ Inputs(node) input: !hasToken(input,
Activate)}
=> create(input, Cancel)
delete(output, Activate)
reset(node);
// (*)CT flow upwards (if already AT coming, we wait for
it, else we send it)
{ Node node, Input i | (∀Preds(i) output: !hasToken(
output, Activate))
∧ (isInputOf(i, node) ∧ hasToken(input,
Cancel)}
=> delete(input, Cancel)
create(output, Cancel);
// at the input place AT and CT cancel out
{Input i | hasToken(i, Activate) ∧ hasToken(i, Cancel)}
=> delete(i, Activate)
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delete(i, Cancel);
// (c) create cancel tokens at multiplexers
{ Node node, Input select | isJoinNode(node) ∧
isInputPortOf(select, node) ∧ isSelectInput(select)
// mux
∧ hasToken(select, Activate)
∧ ( ∃ Inputs(node) input: (hasToken(input,
Activate) ∧ !isSelectInput(input))) //
if one other input has AT
∧ ( ∃ Inputs(node) nonAct: (!hasToken(input
, Activate))) // term required to select
the inputs w/o AT
∧ ( ∃ Outputs(node) output: !hasToken(
output, Activate)) // when already AT at
output, do nothing (stall)
∧ !isLoopInitMux(node) // from (d)
}
=> create(nonAct, Cancel)
delete(select, Activate)
create(output, Activate);
// (d) token flow at loop multiplexer nodes,
// entereable State is modelled with NotEnterable token
at the node
// (inverted, because token is default not present)
{ Node n | isLoopInitMux(n)
∧ (∃ Inputs(n) select: (isSelectInput(select,
n) ∧ hasToken(select,Activate)))
∧ !hasToken(n, notEnterable)
∧ (∃ Inputs(n) init: (isInitInput(init, n) ∧
hasToken(init, Activate)))
}
=> create(n, NotEnterable)
delete(init, Activate)
create(output, Activate);
// resetting internal state when CT comes in
{ Node n | isLoopInitMux(n)
∧ (∃ Outputs(n) o: hasToken(o,Cancel))
∧ hasToken(n, notEnterable)
}
=> delete(n, NotEnterable)
delete(o, Cancel);
// (e) token forwarding along memory edges
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// activiation of mem ops
{ Memops m, Memops p | (∀ Inputs(m) input:( hasToken(
input, Activate)
∧ !hasToken(input, Cancel) ) //
from (b)
)
∧ !isRunning(m)
∧ !∃ Outputs(m) output: hasToken(
output,Activate)
∧ isImmedMemoryPred(p, m) ∧
hasToken(p, MemoryAccess) //
prev. gives Mem token
∧ ∀ Nodes cond: (isControlledBy(m
, cond) → (
isControlledAndTrue(m, cond) ∧
∀ Outputs(cond) o: hasToken(o
, Activate))) // forbid
speculation of memops
}
=> start(m),
delete(input, Activate)
delete(m, MemoryAccess);
// creating mem token
{ Memops m, Output o| isFinished(m) ∧ isOutputOf(o, m)}
=> create( m2, MemoryAccess); // no AT necessary,
generated by (a) rule
// (f) token creadtion at a special (all) token node,
covered by the other rules implementation
// (g) token creadtion at a special (all) token node,
covered by the other rules implementation
// (h) -(j) rules for condition nodes
// (h) activate token creation along control edges
//(*) (i) control edges creates cancel token along data
edge
// (j) cancel token creation along control edges
// remaining cases refer to annotated edges
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// edges with annotations cover special cases, which are
handled in the other rules
// (k) handling Tokens for edges with "nCT" (= no cancel
token) annotation
// (l) handling Tokens for edges with "nAT" (= no activate
token) annotation
// (m) handling Tokens for edges with "alwActAT" (= always
activate token) annotation, when activated via control
flow
// (n) handling Tokens for edges with "alwActAT" (= always
activate token) annotation, when not activated via
control flow
// (o)+(p) used for loop multiplexer
// (o) handling AT for edges with "atOnCancel" (= creates
AT if cond. is false) annotation
// (p) handling CT for edges with "atOnCancel" (= creates
AT if cond. is false) annotation
// activate constant nodes
{ Node n, Output o: isConstant(n) ∧ isOutputPort(o, n)}
=> create(o, Activate);
d.2 cocoma stat i c cance l tokens rule s
To show, how small the changes to the original rule set from
Appendix D.1 are, and for better comparability, they are just de-
scribed here:
• Remove all create(..., Cancel), delete(..., Cancel) and all terms
with hasToken(..., Cancel) in rules marked with a (*) in the
comments.
• Add the folling rules (Sending CT to memory nodes, and
canceling there):
{ MemOps m, Node cond | isControlledByAndFalse(m,
cond)∧∃
Outputs(cond): hasToken(
cond,
Activate)∧∃
Inputs(m) i: true)
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=> create(i, Cancel);
{ MemOps m, Outputs o | ∀ Inputs(m) i: hasToken(i,
Activate)∧
hasToken(m, Cancel); ∧
isOutputOf(o, m)}
=> create(o, Activate)
delete(i, Activate)
delete(m, Cancel);
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